Hints to accelerate symbolic traversal

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 1703, Issue , 1999, Pages 250-266

  Ravi, Kavita ^a   Somenzi, Fabio ^b  

^a CADENCE DESIGN SYSTEMS   (United States)

^b University of Colorado   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

DESIGN; HARDWARE; MODEL CHECKING; RECONFIGURABLE HARDWARE;

BINARY DECISION DIAGRAMS (BDDS); BREADTH-FIRST APPROACH; EFFICIENT IMPLEMENTATION; INVARIANT CHECKING; ORDERS OF MAGNITUDE; SIMULATION STIMULI; SYMBOLIC MODEL CHECKING; VERIFICATION PROPERTIES;

BINARY DECISION DIAGRAMS;

EID: 0343024318     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/3-540-48153-2_19     Document Type: Conference Paper

References (30)

1. M. Abadi and L. Lamport. The existence of refinement mappings. Theoretical Computer Science, 82(2):253–284, 1991.
2. A. Aziz, J. Kukula, and T. Shiple. Hybrid verification using saturated simulation. In Proc. Of the Design Automation Conference, pages 615–618, San Francisco, CA, June 1998.
3. I. Beer, S. Ben-David, and A. Landver. On-the-fly model checking of RCTL formulas. In A. J. Hu and M. Y. Vardi, editors, Tenth Conference on Computer Aided Verification (CAV’98), pages 184–194. Springer-Verlag, Berlin, 1998. LNCS 1427.
4. R. K. Brayton et al. VIS. In Formal Methods in Computer Aided Design, pages 248–256. Springer-Verlag, Berlin, November 1996. LNCS 1166.
5. R. E. Bryant. Graph-based algorithms for boolean function manipulation. IEEE Transactions on Computers, C-35(8):677–691, August 1986.
6. R. E. Bryant, D. L. Beatty, and C. H. Seger. Formal hardware verification by symbolic ternary trajectory evaluation. In Proc. Of the Design Automation Conference, pages 397–402, 1991.
7. J. R. Burch, E. M. Clarke, K. L. McMillan, and D. L. Dill. Sequential circuit verification using symbolic model checking. In Proc. Of the Design Automation Conference, pages 46–51, June 1990.
8. G. Cabodi, P. Camurati, L. Lavagno, and S. Quer. Disjunctive partitionining and partial iterative squaring: An effective approach for symbolic traversal of large circuits. In Proc. Of the Design Automation Conference, pages 728–733, Anaheim, CA, June 1997.
9. G. Cabodi, P. Camurati, and S. Quer. Improved reachability analysis of large finite state machines. In Proc. Of the International Conference on Computer-Aided Design, pages 354–360, Santa Clara, CA, November 1996.
10. E. M. Clarke, E. A. Emerson, S. Jha, and A. P. Sistla. Symmetry reductions in model checking. In A. J. Hu and M. Y. Vardi, editors, Tenth Conference on Computer Aided Verification (CAV’98), pages 147–158. Springer-Verlag, Berlin, 1998. LNCS 1427.
11. P. Cousot and R. Cousot. Abstract interpretation: A unified lattice model for static analysis of programs by constructions or approximation of fixpoints. In Proc. Of the ACM Symposium on the Principles of Programming Languages, pages 238–250, 1977.
12. J. Desel and E. Kindler. Proving correctness of distributed algorithms using highlevel Petri nets: A case study. In International Conference on Application of Concurrency to System Design, Aizu, Japan, March 1998.
13. D. Geist and I. Beer. Efficient model checking by automated ordering of transition relation partitions. In D. L. Dill, editor, Sixth Conference on Computer Aided Verification (CAV’94), pages 299–310, Berlin, 1994. Springer-Verlag. LNCS 818.
14. H. Iwashita, T. Nakata, and F. Hirose. CTL model checking based on forward state traversal. In Proc. Of the International Conference on Computer-Aided Design, pages 82–87, San Jose, CA, November 1996.
15. M. Kaufmann, A. Martin, and C. Pixley. Design constraints in symbolic model checking. In A. J. Hu and M. Y. Vardi, editors, Tenth Conference on Computer Aided Verification (CAV’98), pages 477–487. Springer-Verlag, Berlin, 1998. LNCS 1427.
16. R. P. Kurshan. Computer-Aided Verification of Coordinating Processes. Princeton University Press, Princeton, NJ, 1994.
17. J. Lu and S. Tahar. On the verification and reimplementation of an ATM switch fabric using VIS. Technical Report 401, Concordia University, Department of Electrical and Computer Engineering, September 1997.
18. G. S. Manku, R. Hojati, and R. K. Brayton. Structural symmetry and model checking. In A. J. Hu and M. Y. Vardi, editors, Tenth Conference on Computer Aided Verification (CAV’98), pages 159–171. Springer-Verlag, Berlin, 1998. LNCS 1427.
19. K. L. McMillan. Symbolic Model Checking. Kluwer, Boston, MA, 1994.
20. K. L. McMillan. Personal Communication, February 1998.
21. K. L. McMillan. Verification of an implementation of Tomasulo’s algorithm by compositional model checking. In A. J. Hu and M. Y. Vardi, editors, Tenth Conference on Computer Aided Verification (CAV’98), pages 110–121. Springer-Verlag, Berlin, 1998. LNCS 1427.
22. A. Narayan, A. J. Isles, J. Jain, R. K. Brayton, and A. L. Sangiovanni-Vincentelli. Reachability analysis using partitioned ROBDDs. In Proc. Of the International Conference on Computer-Aided Design, pages 388–393, November 1997.
23. R. K. Ranjan, A. Aziz, R. K. Brayton, B. F. Plessier, and C. Pixley. Efficient BDD algorithms for FSM synthesis and verification. IWLS95, Lake Tahoe, CA., May 1995.
24. K. Ravi, K. L. McMillan, T. R. Shiple, and F. Somenzi. Approximation and decomposition of decision diagrams. In Proc. Of the Design Automation Conference, pages 445–450, San Francisco, CA, June 1998.
25. K. Ravi and F. Somenzi. High-density reachability analysis. In Proc. Of the International Conference on Computer-Aided Design, pages 154–158, San Jose, CA, November 1995.
26. K. Ravi and F. Somenzi. Efficient fixpoint computation for invariant checking. In Proc. Of the International Conference on Computer Design, Austin, TX, October 1999. To appear.
27. R. Rudell. Dynamic variable ordering for ordered binary decision diagrams. In Proc. Of the International Conference on Computer-Aided Design, pages 42–47, Santa Clara, CA, November 1993.
28. H. Touati, H. Savoj, B. Lin, R. K. Brayton, and A. Sangiovanni-Vincentelli. Implicit enumeration of finite state machines using BDD’s. In Proc. Of the IEEE International Conference on Computer Aided Design, pages 130–133, November 1990.
29. C. H. Yang and D. L. Dill. Validation with guided search of the state space. In Proc. Of the Design Automation Conference, pages 599–604, San Francisco, CA, June 1998.
30. J. Yuan, J. Shen, J. Abraham, and A. Aziz. On combining formal and informal verification. In O. Grumberg, editor, Ninth Conference on Computer Aided Verification (CAV’97), pages 376–387. Springer-Verlag, Berlin, 1997. LNCS 1254.