Model checking the garbage collection mechanism of SMV

Electronic Notes in Theoretical Computer Science

Volumn 55, Issue 3, 2001, Pages 289-303

  Eisner, Cindy ^a  

^a IBM HAIFA RESEARCH LAB   (Israel)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; CODES (SYMBOLS); COMPUTER SOFTWARE; COMPUTER WORMS; HIGH LEVEL LANGUAGES; JAVA PROGRAMMING LANGUAGE; SEMANTICS;

MODEL CHECKING; RULEBASE MODEL CHECKERS; SMV; SOFTWARE MODEL CHECKING;

COMPUTER AIDED SOFTWARE ENGINEERING;

EID: 0038525885     PISSN: 15710661     EISSN: None     Source Type: Journal    
DOI: 10.1016/S1571-0661(04)00258-0     Document Type: Conference Paper

References (38)

1. Abarbanel-Vinov Y., Aizenbud-Reshef N., Beer I., Eisner C., Geist D., Heyman T., Reuveni I., Rippel E., Shitsevalov I., Wolfsthal Y., Yatzkar-Haham T. On the effective deployment of functional formal verification. Formal Methods in System Design. 19:(1):2001;. to appear
2. th International SPIN Workshop, LNCS 1885. Springer-Verlag, 2000.
3. th International Conference on Computer Aided Verification (CAV), LNCS 1633, pages 72-83. Springer-Verlag, 1999.
4. th International Conference on Computer Aided Verification (CAV), LNCS. Springer-Verlag, 2001. to appear.
5. th International Conference on Computer Aided Verification (CAV), LNCS 1254. Springer-Verlag, 1997.
6. rd Design Automation Conference (DAC), pages 655-660. Association for Computing Machinery, Inc., June 1996.
7. th International Conference on Computer Aided Verification (CAV), LNCS 1254, pages 279-290. Springer-Verlag, 1997.
8. Beer I., Ben-David S., Eisner C., Rodeh Y. Efficient detection of vacuity in temporal model checking. Formal Methods in System Design. 18:(2):2001
9. th International Conference on Computer Aided Verification (CAV), LNCS 1427, pages 184-194. Springer-Verlag, 1998.
10. Bernardeschi C., Fantechi A., Gnesi S., LaRosa S., Mongardi G., Romano D. A formal verification environment for railway signaling system design. Formal Methods in System Design. 12:(2):March 1998
11. Borälv A., Stålmarck G. Formal verification in railways. Hinchey M., Bowen J. Industrial-Strength Formal Methods in Practice. 1999;329-350 Springer-Verlag
12. Chan W., Anderson R.J., Beame P., Burns S., Modugno F., Notkin D., Reese J.D. Model checking large software specifications. IEEE Transactions on Software Engineering. 24:(7):July 1998;498-520
13. Clarke E., Grumberg O., Peled D. Model Checking. 1999;MIT Press
14. st International Conference on Software Engineering, June 2000.
15. th International SPIN Workshop, 1998.
16. Á. Eiríksson. The formal design of 1M-gate ASICs. In Second International Conference on Formal Methods in Computer-Aided Design (FMCAD), LNCS 1522, pages 49-63. Springer-Verlag, 1998.
17. Eisner C. Using symbolic CTL model checking to verify the railway stations of Hoorn-Kersenboogerd and Heerhugowaard. International Journal on Software Tools for Technology Transfer (STTT). to appear.
18. C. Eisner. Using symbolic model checking to verify the railway stations of Hoorn-Kersenboogerd and Heerhugowaard. In Proceedings 10th IFIP WG 10.5 Advanced Research Working Conference on Correct Hardware Design and Verification Methods (CHARME), LNCS 1703, Bad Herrenalb, Germany, September 1999. Springer-Verlag.
19. th Design Automation Conference (DAC), pages 724-729. Association for Computing Machinery, Inc., June 2000.
20. th International Conference on Computer Aided Verification (CAV), LNCS 1855, pages 232-247. Springer-Verlag, 2000.
21. th International Conference on Computer Aided Verification (CAV), LNCS 818, pages 299-310. Springer-Verlag, 1994.
22. th ACM SIGPLAN-SIGACT Symposium on Principles of Programming Languages. Association for Computing Machinery, Inc., January 1997.
23. th International Conference on Computer Aided Verification (CAV), LNCS 1254. Springer-Verlag, 1997.
24. th Design Automation Conference (DAC), pages 196-200. Association for Computing Machinery, Inc., June 2000.
25. J. Groote, J. Koorn, and S. van Vlijmen. The safety guaranteeing system at station Hoorn-Kersenboogerd. Logic Group Preprint Series 121, Utrecht University, 1994.
26. Havelund K., Pressburger T. Model checking Java programs using Java PathFinder. International Journal on Software Tools for Technology Transfer (STTT). 2:(4):2000
27. th International SPIN Workshop, LNCS 1885, page 224 ff. Springer-Verlag, 2000.
28. G. J. Holzmann and M. H. Smith. Software model checking: Extracting verification models from source code. In Proc. PSTV/FORTE99, pages 481-497. Kluwer, 1999.
29. Kesten Y., Klein A., Pnueli A., Raanan G. Bridging the e-business gap through formal verification. Hinchey M., Bowen J. Industrial-Strength Formal Methods in Practice. 1999;117-137 Springer-Verlag
30. Leduc G., Bonaventure O., Léonard L., Koerner E., Pecheur C. Model-based verification of a security protocol for conditional access to services. Formal Methods in System Design. 14:(2):March 1999
31. Manna Z., Pnueli A. Temporal Verification of Reactive Systems: Safety. 1995;Springer-Verlag, New York
32. McMillan K. Symbolic Model Checking. 1993;Kluwer Academic Publishers
33. J. Mertens. Verifying the Safety Guaranteeing System at Railway Station Heerhugowaard. PhD thesis, Utrecht University, 1996.
34. A. Parash. Formal verification of an MPEG decoder chip: A case study in the industrial use of formal methods. In Proceedings of the Workshop on Advances in Verification (WAVe), (a post CAV-2000 workshop), Chicago, July 2000.
35. M. Sheeran and G. Stålmarck. A tutorial on Stålmarck's proof procedure for propositional logic. In Second International Conference on Formal Methods in Computer-Aided Design (FMCAD), LNCS 1522, pages 82-99. Springer-Verlag, 1998.
36. th International SPIN Workshop, LNCS 1885, page 224 ff. Springer-Verlag, 2000.
37. th International Conference on Automated Software Engineering, Grenoble, France, September 2000.
38. th IFIP WG 10.5 Advanced Research Working Conference on Correct Hardware Design and Verification Methods (CHARME), LNCS. Springer-Verlag, 2001. to appear.