-
1
-
-
33747511427
-
-
"Software Requirements for the A 7E Aircraft," technical report, Naval Research Laboratory, Mar. 1988.
-
T. Alspaugh, S. Faulk, K. Britton, R. Parker, D. Parnas, and J. Shore, "Software Requirements for the A7E Aircraft," technical report, Naval Research Laboratory, Mar. 1988.
-
-
-
Alspaugh, T.1
Faulk, S.2
Britton, K.3
Parker, R.4
Parnas, D.5
Shore, J.6
-
2
-
-
0025623486
-
-
"Model-Checking for Real-Time Systems," 414-425, Philadelphia, IEEE, June 1990.
-
R. Alur, C. Courcoubetis, and D.L. Dill, "Model-Checking for Real-Time Systems," Proc. Fifth Ann. Symp. Logic Computer Science, pp. 414-425, Philadelphia, IEEE, June 1990.
-
Proc. Fifth Ann. Symp. Logic Computer Science, Pp.
-
-
Alur, R.1
Courcoubetis, C.2
Dill, D.L.3
-
3
-
-
0029637354
-
-
"The Algorithmic Analysis of Hybrid Systems," vol. 138, pp. 3-34, 1995.
-
R. Alur, C. Courcoubetis, T.A. Henzinger, N. Halbwachs, P.-H. Ho, X. Nicollini, A. Olivero, J. Sifakis, and S. Yovine, "The Algorithmic Analysis of Hybrid Systems," Theoretical Computer Science, vol. 138, pp. 3-34, 1995.
-
Theoretical Computer Science
-
-
Alur, R.1
Courcoubetis, C.2
Henzinger, T.A.3
Halbwachs, N.4
Ho, P.-H.5
Nicollini, X.6
Olivero, A.7
Sifakis, J.8
Yovine, S.9
-
4
-
-
33747452390
-
-
96, Lecture Notes in Computer Science 1102. New Brunswick, N.J.: Springer-Verlag, July/Aug. 1996.
-
R. Alur and T.A. Henzinger, eds. Computer Aided Verification. Proc. Eighth Int'l Conf., CAV'96, Lecture Notes in Computer Science 1102. New Brunswick, N.J.: Springer-Verlag, July/Aug. 1996.
-
Computer Aided Verification. Proc. Eighth Int'l Conf., CAV'
-
-
Alur, R.1
Henzinger Eds, T.A.2
-
5
-
-
0030408821
-
-
"Model Checking Large Software Specifications," D. Garlan, ed., 156-166, San Francisco, Oct. 1996. Also published as Software Engineering Notes, vol. 21, no. 6, Nov. 1996.
-
R.J. Anderson, P. Beame, S. Burns, W. Chan, F. Modugno, D. Notkin, and J.D. Reese, "Model Checking Large Software Specifications," D. Garlan, ed., Proc. Fourth ACM SIGSOFT Symp. Foundations of Software Eng., pp. 156-166, San Francisco, Oct. 1996. Also published as Software Engineering Notes, vol. 21, no. 6, Nov. 1996.
-
Proc. Fourth ACM SIGSOFT Symp. Foundations of Software Eng., Pp.
-
-
Anderson, R.J.1
Beame, P.2
Burns, S.3
Chan, W.4
Modugno, F.5
Notkin, D.6
Reese, J.D.7
-
6
-
-
0026953373
-
-
"The ESTEREL Synchronous Programming Language: Design, Semantics, Implementation," vol. 19, no. 2, pp. 87-152, Nov. 1992.
-
G. Berry and G. Gonthier, "The ESTEREL Synchronous Programming Language: Design, Semantics, Implementation," Science of Computer Programming, vol. 19, no. 2, pp. 87-152, Nov. 1992.
-
Science of Computer Programming
-
-
Berry, G.1
Gonthier, G.2
-
7
-
-
33747469162
-
-
"Verifying SCR Requirements Specifications Using State Exploration," Proc.
-
R. Bharadwaj and C. Heitmeyer, "Verifying SCR Requirements Specifications Using State Exploration," Proc. First ACM SIGPLAN Workshop Automatic Analysis of Software, Paris, France, Jan. 1997.
-
First ACM SIGPLAN Workshop Automatic Analysis of Software, Paris, France, Jan. 1997.
-
-
Bharadwaj, R.1
Heitmeyer, C.2
-
9
-
-
33747459264
-
-
"Symbolic Verification of Communication Protocols with Infinite State Spaces Using QDDs," Alur and Henzinger 4, pp. 1-12.
-
B. Boigelot and P. Godefroid, "Symbolic Verification of Communication Protocols with Infinite State Spaces Using QDDs," Alur and Henzinger [4], pp. 1-12.
-
-
-
Boigelot, B.1
Godefroid, P.2
-
10
-
-
0022769976
-
-
"Graph-Based Algorithms for Boolean Function Manipulation," vol. 35, no. 6, pp. 677-691, Aug. 1986.
-
R.E. Bryant, "Graph-Based Algorithms for Boolean Function Manipulation," IEEE Trans. Computers, vol. 35, no. 6, pp. 677-691, Aug. 1986.
-
IEEE Trans. Computers
-
-
Bryant, R.E.1
-
11
-
-
0026107125
-
-
"On the Complexity of VLSI Implementations and Graph Representation of Boolean Functions with Applications to Integer Multiplication," vol. 40, no. 2, pp. 205-213, Feb. 1991.
-
R.E. Bryant, "On the Complexity of VLSI Implementations and Graph Representation of Boolean Functions with Applications to Integer Multiplication," IEEE Trans. Computers, vol. 40, no. 2, pp. 205-213, Feb. 1991.
-
IEEE Trans. Computers
-
-
Bryant, R.E.1
-
12
-
-
33747463978
-
-
"Verification of Arithmetic Functions with Binary Moment Diagrams," Technical Report CMU-CS 94-160, School of Computer Science, Carnegie Mellon Univ., June 1994.
-
R.E. Bryant and Y.-A. Chen, "Verification of Arithmetic Functions with Binary Moment Diagrams," Technical Report CMU-CS94-160, School of Computer Science, Carnegie Mellon Univ., June 1994.
-
-
-
Bryant, R.E.1
Chen, Y.-A.2
-
13
-
-
0029224152
-
-
"Verification of Arithmetic Circuits with Binary Moment Diagrams," 32nd ACM/IEEE Design Automation Conf., pp. 535-541, San Francisco, ACM/IEEE, June 1995.
-
R.E. Bryant and Y.-A. Chen, "Verification of Arithmetic Circuits with Binary Moment Diagrams," Proc. 32nd ACM/IEEE Design Automation Conf., pp. 535-541, San Francisco, ACM/IEEE, June 1995.
-
Proc.
-
-
Bryant, R.E.1
Chen, Y.-A.2
-
14
-
-
33747489635
-
-
"Symbolic Model Checking of Infinite State Programs Using Presburger Arithmetic," Grumberg 30, pp. 400-411.
-
T. Bultan, R. Gerber, and W. Pugh, "Symbolic Model Checking of Infinite State Programs Using Presburger Arithmetic," Grumberg [30], pp. 400-411.
-
-
-
Bultan, T.1
Gerber, R.2
Pugh, W.3
-
15
-
-
0028413136
-
-
"Symbolic Model Checking for Sequential Circuit Verification," vol. 13, no. 4, pp. 401-424, Apr. 1994.
-
J.R. Burch, E.M. Clarke, D.E. Long, K.L. McMillan, and D.L. Dill, "Symbolic Model Checking for Sequential Circuit Verification," IEEE Trans. Computer-Aided Design of Integrated Circuits, vol. 13, no. 4, pp. 401-424, Apr. 1994.
-
IEEE Trans. Computer-Aided Design of Integrated Circuits
-
-
Burch, J.R.1
Clarke, E.M.2
Long, D.E.3
McMillan, K.L.4
Dill, D.L.5
-
16
-
-
35048900689
-
-
20 States and Beyond," vol. 98, no. 2, pp. 142-170, June 1992.
-
20 States and Beyond," Information and Computation, vol. 98, no. 2, pp. 142-170, June 1992.
-
Information and Computation
-
-
Burch, J.R.1
Clarke, E.M.2
McMillan, K.L.3
Dill, D.L.4
Hwang, L.J.5
-
17
-
-
33747506151
-
-
"Combining Constraint Solving and Symbolic Model Checking for a Class of Systems with Non-Linear Constraints," Grumberg 30, pp. 316-327.
-
W. Chan, R.J. Anderson, P. Beame, and D. Notkin, "Combining Constraint Solving and Symbolic Model Checking for a Class of Systems with Non-Linear Constraints," Grumberg [30], pp. 316-327.
-
-
-
Chan, W.1
Anderson, R.J.2
Beame, P.3
Notkin, D.4
-
18
-
-
84944385106
-
-
"Improving Efficiency of Symbolic Model Checking for State-Based System Requirements," M. Young, ed., 98: Proc. ACM SIGSOFT Int'l Symp. Software Testing and Analysis, pp. 102-112, Clearwater Beach, Fla., Mar. 1998. Also published as Software Engineering Notes, vol. 23, no. 2, Mar. 1998.
-
W. Chan, R.J. Anderson, P. Beame, and D. Notkin, "Improving Efficiency of Symbolic Model Checking for State-Based System Requirements," M. Young, ed., ISSTA'98: Proc. ACM SIGSOFT Int'l Symp. Software Testing and Analysis, pp. 102-112, Clearwater Beach, Fla., Mar. 1998. Also published as Software Engineering Notes, vol. 23, no. 2, Mar. 1998.
-
ISSTA'
-
-
Chan, W.1
Anderson, R.J.2
Beame, P.3
Notkin, D.4
-
19
-
-
0022706656
-
-
"Automatic Verification of Finite-State Concurrent Systems Using Temporal Logic Specifications," vol. 8, no. 2, pp. 244-263, Apr. 1986.
-
E.M. Clarke, E.A. Emerson, and A.P. Sistla, "Automatic Verification of Finite-State Concurrent Systems Using Temporal Logic Specifications," ACM Trans. Programming Languages and Systems, vol. 8, no. 2, pp. 244-263, Apr. 1986.
-
ACM Trans. Programming Languages and Systems
-
-
Clarke, E.M.1
Emerson, E.A.2
Sistla, A.P.3
-
20
-
-
0030212139
-
-
"Exploiting Symmetry in Temporal Logic Model Checking," vol. 9, nos. 1/2, pp. 77-104, Aug. 1996.
-
E.M. Clarke, R. Enders, T. Filkorn, and S. Jha, "Exploiting Symmetry in Temporal Logic Model Checking," Formal Methods in System Design, vol. 9, nos. 1/2, pp. 77-104, Aug. 1996.
-
Formal Methods in System Design
-
-
Clarke, E.M.1
Enders, R.2
Filkorn, T.3
Jha, S.4
-
21
-
-
0029705046
-
-
"Word Level Model Checking - Avoiding the Pentium FDIV Error," 33rd Design Automation Conf., pp. 645-648, Las Vegas, ACM/IEEE, June 1996.
-
E.M. Clarke, M. Khaira, and X. Zhao, "Word Level Model Checking - Avoiding the Pentium FDIV Error," Proc. 33rd Design Automation Conf., pp. 645-648, Las Vegas, ACM/IEEE, June 1996.
-
Proc.
-
-
Clarke, E.M.1
Khaira, M.2
Zhao, X.3
-
22
-
-
0027342054
-
-
"The Concurrency Workbench: A Semantics-Based Verification Tool for the Verification of Concurrent Systems," vol. 15, no. 1, pp. 36-72, Jan. 1993.
-
R.J. Cleaveland, J. Parrow, and B. Steffen, "The Concurrency Workbench: A Semantics-Based Verification Tool for the Verification of Concurrent Systems," ACM Trans. Programming Languages and Systems, vol. 15, no. 1, pp. 36-72, Jan. 1993.
-
ACM Trans. Programming Languages and Systems
-
-
Cleaveland, R.J.1
Parrow, J.2
Steffen, B.3
-
23
-
-
0000706110
-
-
"Evaluating Deadlock Detection Methods for Concurrent Software," vol. 22, no. 3, pp. 161-180, Mar. 1996.
-
J.C. Corbett, "Evaluating Deadlock Detection Methods for Concurrent Software," IEEE Trans. Software Engineering, vol. 22, no. 3, pp. 161-180, Mar. 1996.
-
IEEE Trans. Software Engineering
-
-
Corbett, J.C.1
-
25
-
-
33747499504
-
-
"Statecharts: Using Graphical Specification Languages and Symbolic Model Checking in the Verification of a Production Cell," C. Lewerentz and T. Lindner, eds., 891, pp. 131-149. Springer-Verlag, 1995.
-
W. Damm, H. Hungar, P. Kelb, and R. Schlör, "Statecharts: Using Graphical Specification Languages and Symbolic Model Checking in the Verification of a Production Cell," C. Lewerentz and T. Lindner, eds., Formal Development of Reactive Systems: Case Study Production Cell, Lecture Notes in Computer Science 891, pp. 131-149. Springer-Verlag, 1995.
-
Formal Development of Reactive Systems: Case Study Production Cell, Lecture Notes in Computer Science
-
-
Damm, W.1
Hungar, H.2
Kelb, P.3
Schlör, R.4
-
27
-
-
0031649229
-
-
98: The Second Workshop Formal Methods in Software Practice, pp. 7-15, Clearwater Beach, Fla., Mar. 1998.
-
M.B. Dwyer, G.S. Avrunin, and J.C. Corbett,. "Property Specification Patterns for Finite-State Verification," M. Ardis, ed., Proc. FMSP'98: The Second Workshop Formal Methods in Software Practice, pp. 7-15, Clearwater Beach, Fla., Mar. 1998.
-
Proc. FMSP'
-
-
Dwyer, M.B.1
Avrunin, G.S.2
Corbett, J.C.3
Verification, F.-S.4
Ardis, M.5
-
29
-
-
0029405892
-
-
"Architectural Mismatch: Why Reuse is So Hard," vol. 12, no. 6, pp. 17-26, Nov. 1995.
-
D. Garlan, R. Allen, and J. Ockerbloom, "Architectural Mismatch: Why Reuse is So Hard," IEEE Software, vol. 12, no. 6, pp. 17-26, Nov. 1995.
-
IEEE Software
-
-
Garlan, D.1
Allen, R.2
Ockerbloom, J.3
-
30
-
-
33747453465
-
-
97, Lecture Notes in Computer Science 1,254, O. Grumberg, ed., Haifa, Israel. Springer-Verlag, June 1997.
-
Computer Aided Verification, Proc. Ninth Int'l Conf., CAV'97, Lecture Notes in Computer Science 1,254, O. Grumberg, ed., Haifa, Israel. Springer-Verlag, June 1997.
-
Computer Aided Verification, Proc. Ninth Int'l Conf., CAV'
-
-
-
31
-
-
0023365727
-
-
"Statecharts: A Visual Formalism for Complex Systems," vol. 8, no. 3, pp. 231-274, June 1987.
-
D. Harel, "Statecharts: A Visual Formalism for Complex Systems," Science of Computer Programming, vol. 8, no. 3, pp. 231-274, June 1987.
-
Science of Computer Programming
-
-
Harel, D.1
-
32
-
-
0030261971
-
-
"The STATEMATE Semantics of Statecharts," vol. 5, no. 4, pp. 293-333, Oct. 1996.
-
D. Harel and A. Naamad, "The STATEMATE Semantics of Statecharts," ACM Trans. Software Eng. and Methodology, vol. 5, no. 4, pp. 293-333, Oct. 1996.
-
ACM Trans. Software Eng. and Methodology
-
-
Harel, D.1
Naamad, A.2
-
33
-
-
33747461377
-
-
"Using PVS to Analyze Hierarchical State-Based Requirements for Completeness and Consistency,"
-
M.P.E. Heimdahl and B.J. Czerny, "Using PVS to Analyze Hierarchical State-Based Requirements for Completeness and Consistency," Proc. IEEE High Assurance Systems Eng. Workshop, Niagara Falls, Canada, Oct. 1996.
-
Proc. IEEE High Assurance Systems Eng. Workshop, Niagara Falls, Canada, Oct. 1996.
-
-
Heimdahl, M.P.E.1
Czerny, B.J.2
-
34
-
-
4544221419
-
-
"Completeness and Consistency in Hierarchical State-Based Requirements," vol. 22, no. 6, pp. 363-377, June 1996.
-
M.P.E. Heimdahl and N.G. Leveson, "Completeness and Consistency in Hierarchical State-Based Requirements," IEEE Trans. Software Eng., vol. 22, no. 6, pp. 363-377, June 1996.
-
IEEE Trans. Software Eng.
-
-
Heimdahl, M.P.E.1
Leveson, N.G.2
-
35
-
-
0028101576
-
-
"An OBDD-Representation of Statecharts," 142-149, Paris, France, IEEE, Feb./Mar. 1994.
-
J. Helbig and P. Kelb, "An OBDD-Representation of Statecharts," Proc.: The European Design and Test Conf. EDAC, The European Conf. Design Automation. ETC, European Test Conf. EUROASIC, The European Event in ASIC Design, pp. 142-149, Paris, France, IEEE, Feb./Mar. 1994.
-
Proc.: the European Design and Test Conf. EDAC, the European Conf. Design Automation. ETC, European Test Conf. EUROASIC, the European Event in ASIC Design, Pp.
-
-
Helbig, J.1
Kelb, P.2
-
36
-
-
0018918712
-
-
"Specifying Software Requirements for Complex Systems: New Techniques and Their Applications," vol. 6, no. 1, pp. 2-12, Jan. 1980.
-
K. Heninger, "Specifying Software Requirements for Complex Systems: New Techniques and Their Applications," IEEE Trans. Software Eng., vol. 6, no. 1, pp. 2-12, Jan. 1980.
-
IEEE Trans. Software Eng.
-
-
Heninger, K.1
-
37
-
-
0029488964
-
-
"Computing Simulations on Finite and Infinite Graphs," 36th Ann. Symp. Foundations of Computer Science, pp. 453-462, Milwaukee, Wisconsin, IEEE, Oct. 1995.
-
M.R. Henzinger, T.A. Henzinger, and P.W. Kopke, "Computing Simulations on Finite and Infinite Graphs," Proc.: 36th Ann. Symp. Foundations of Computer Science, pp. 453-462, Milwaukee, Wisconsin, IEEE, Oct. 1995.
-
Proc.
-
-
Henzinger, M.R.1
Henzinger, T.A.2
Kopke, P.W.3
-
38
-
-
33747506150
-
-
"HyTech: A Model Checker for Hybrid Systems," Grumberg 30, pp. 460-463.
-
T.A. Henzinger, P.-H. Ho, and H. Wong-Toi, "HyTech: A Model Checker for Hybrid Systems," Grumberg [30], pp. 460-463.
-
-
-
Henzinger, T.A.1
Ho, P.-H.2
Wong-Toi, H.3
-
39
-
-
84991270365
-
-
"Abstract Model Checking of Infinite Specifications," M. Naftalin, T. Denvir, and M. Bertran, eds., 94: Industrial Benefit of Formal Methods, Proc. Second Int'l Symp. Formal Methods Europe, Lecture Notes in Computer Science 873, pp. 519-531, Barcelona, Spain. Springer-Verlag, Oct. 1994.
-
D. Jackson, "Abstract Model Checking of Infinite Specifications," M. Naftalin, T. Denvir, and M. Bertran, eds., FME'94: Industrial Benefit of Formal Methods, Proc. Second Int'l Symp. Formal Methods Europe, Lecture Notes in Computer Science 873, pp. 519-531, Barcelona, Spain. Springer-Verlag, Oct. 1994.
-
FME'
-
-
Jackson, D.1
-
40
-
-
0000194670
-
-
"Elements of Style: Analyzing a Software Design Feature with a Counterexample Detector," vol. 22, no. 7, pp. 484-95, July 1996.
-
D. Jackson and C.A. Damon, "Elements of Style: Analyzing a Software Design Feature with a Counterexample Detector," IEEE Trans. Software Eng., vol. 22, no. 7, pp. 484-95, July 1996.
-
IEEE Trans. Software Eng.
-
-
Jackson, D.1
Damon, C.A.2
-
41
-
-
0026121769
-
-
"Software Requirements Analysis for Real-Time Process-Control Systems," vol. 17, no. 3, pp. 241-258, Mar. 1991.
-
M.S. Jaffe, N.G. Leveson, M.P.E. Heimdahl, and B.E. Melhart, "Software Requirements Analysis for Real-Time Process-Control Systems," IEEE Trans. Software Eng., vol. 17, no. 3, pp. 241-258, Mar. 1991.
-
IEEE Trans. Software Eng.
-
-
Jaffe, M.S.1
Leveson, N.G.2
Heimdahl, M.P.E.3
Melhart, B.E.4
-
42
-
-
84957667659
-
-
"Module Checking," Alur and Henzinger 4, pp. 75-86.
-
O. Kupferman and M.Y. Vardi, "Module Checking," Alur and Henzinger [4], pp. 75-86.
-
-
-
Kupferman, O.1
Vardi, M.Y.2
-
44
-
-
0028495490
-
-
"Requirements Specification for Process-Control Systems," vol. 20, no. 9, Sept. 1994.
-
N.G. Leveson, M.P.E. Heimdahl, H. Hildreth, and J.D. Reese, "Requirements Specification for Process-Control Systems," IEEE Trans. Software Eng., vol. 20, no. 9, Sept. 1994.
-
IEEE Trans. Software Eng.
-
-
Leveson, N.G.1
Heimdahl, M.P.E.2
Hildreth, H.3
Reese, J.D.4
-
46
-
-
0028554113
-
-
"Fitting Formal Methods into the Design Cycle," 31st ACM/IEEE Design Automation Conf., pp. 314-319, San Diego, June 1994.
-
K.L. McMillan, "Fitting Formal Methods into the Design Cycle," Proc. 31st ACM/IEEE Design Automation Conf., pp. 314-319, San Diego, June 1994.
-
Proc.
-
-
McMillan, K.L.1
-
48
-
-
84957365826
-
-
"PVS: Combining Specification, Proof Checking, and Model Checking," Alur and Henzinger 4, pp. 411-414.
-
S. Owre, S. Rajan, J.M. Rushby, N. Shankar, and M. Srivas, "PVS: Combining Specification, Proof Checking, and Model Checking," Alur and Henzinger [4], pp. 411-414.
-
-
-
Owre, S.1
Rajan, S.2
Rushby, J.M.3
Shankar, N.4
Srivas, M.5
-
50
-
-
48349112281
-
-
"Automatic Verification of a Hydroelectric Power Plant," M.-C. Gaudel and J. Woodcock, eds., 96: Industrial Benefit and Advances in Formal Methods, Proc. Third Int'l Symp. Formal Methods Europe, Lecture Notes in Computer Science 1051, pp. 425-444, Oxford, U.K.: Springer-Verlag, Mar. 1996.
-
R. Pugliese and E. Tronci, "Automatic Verification of a Hydroelectric Power Plant," M.-C. Gaudel and J. Woodcock, eds., FME'96: Industrial Benefit and Advances in Formal Methods, Proc. Third Int'l Symp. Formal Methods Europe, Lecture Notes in Computer Science 1051, pp. 425-444, Oxford, U.K.: Springer-Verlag, Mar. 1996.
-
FME'
-
-
Pugliese, R.1
Tronci, E.2
-
51
-
-
0030615510
-
-
"Software Deviation Analysis: A 'Safeware Technique'," 250-260, Boston, May 1997.
-
J.D. Reese and N.G. Leveson, "Software Deviation Analysis: A 'Safeware Technique'," Proc. Int'l Conf. Software Eng., pp. 250-260, Boston, May 1997.
-
Proc. Int'l Conf. Software Eng., Pp.
-
-
Reese, J.D.1
Leveson, N.G.2
-
52
-
-
84957677102
-
-
"A Brief Study of BDD Package Performance," M. Srivas and A. Camilleri, eds., 96 Proc., pp. 389-403, Palo Alto, Calif., Springer-Verlag, Nov. 1996.
-
E.M. Sentovich, "A Brief Study of BDD Package Performance," M. Srivas and A. Camilleri, eds., Formal Methods in Computer-Aided Design: First Int'l Conf., FMCAD'96 Proc., pp. 389-403, Palo Alto, Calif., Springer-Verlag, Nov. 1996.
-
Formal Methods in Computer-Aided Design: First Int'l Conf., FMCAD'
-
-
Sentovich, E.M.1
-
53
-
-
0029712749
-
-
"Feasibility of Model Checking Software Requirements: A Case Study," 96, Proc. 11th Ann. Conf. Computer Assurance, pp. 77-88, Gaithersburg, Md., IEEE, June 1996.
-
T. Sreemani and J.M. Atlee, "Feasibility of Model Checking Software Requirements: A Case Study," COMPASS'96, Proc. 11th Ann. Conf. Computer Assurance, pp. 77-88, Gaithersburg, Md., IEEE, June 1996.
-
COMPASS'
-
-
Sreemani, T.1
Atlee, J.M.2
-
54
-
-
0008929910
-
-
"On the Limitations of Ordered Representations of Functions," A.J. Hu and M. Vardi, eds., 10th Int'l Conf., CAV'98, Lecture Notes in Computer Science 1427, pp. 232-243, Vancouver, Canada, Springer-Verlag, June/July 1998.
-
J.S. Thathachar, "On the Limitations of Ordered Representations of Functions," A.J. Hu and M. Vardi, eds., Proc. Computer Aided Verification, 10th Int'l Conf., CAV'98, Lecture Notes in Computer Science 1427, pp. 232-243, Vancouver, Canada, Springer-Verlag, June/July 1998.
-
Proc. Computer Aided Verification
-
-
Thathachar, J.S.1
-
55
-
-
0031124820
-
-
"A Case Study in Model Checking Software Systems," vol. 28, nos. 2/3, pp. 273-299, Apr. 1997.
-
J.M. Wing and M. Vaziri-Farahani, "A Case Study in Model Checking Software Systems," Science of Computer Programming, vol. 28, nos. 2/3, pp. 273-299, Apr. 1997.
-
Science of Computer Programming
-
-
Wing, J.M.1
Vaziri-Farahani, M.2
-
56
-
-
0031096502
-
-
"Symbolic Model Checking for Event-Driven Real-Time Systems," vol. 19, no. 2, pp. 386-412, Mar. 1997.
-
J. Yang, A.K. Mok, and F. Wang, "Symbolic Model Checking for Event-Driven Real-Time Systems," ACM Trans. Programming Languages and Systems, vol. 19, no. 2, pp. 386-412, Mar. 1997.
-
ACM Trans. Programming Languages and Systems
-
-
Yang, J.1
Mok, A.K.2
Wang, F.3
|