메뉴 건너뛰기




Volumn 81, Issue 1, 2005, Pages 106-116

Substrate interconnect technologies for 3-D MEMS packaging

Author keywords

3 D substrate; DRIE; Gray scale lithography; Interconnects

Indexed keywords

ELECTROPLATING; ETCHING; EVAPORATION; INTEGRATED CIRCUITS; MOSFET DEVICES; SILICON; SUBSTRATES;

EID: 21644445866     PISSN: 01679317     EISSN: None     Source Type: Journal    
DOI: 10.1016/j.mee.2005.04.004     Document Type: Article
Times cited : (17)

References (19)
  • 8
    • 21644460715 scopus 로고
    • Gal, US Patent 5 310 263
    • Gal, US Patent 5 310 263, 1994
    • (1994)
  • 12
    • 21644447263 scopus 로고    scopus 로고
    • Robert Bosch GmbH, US patent 5(501)
    • F. Laemer, A. Schilp, Robert Bosch GmbH, US patent 5(501), 1996, p. 893
    • (1996) , pp. 893
    • Laemer, F.1    Schilp, A.2
  • 16
    • 21644442007 scopus 로고
    • Canyon Materials, Inc., US Patent 5,285,517
    • Canyon Materials, Inc., US Patent 5,285,517, 1994
    • (1994)


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.