Hardware-software co-simulation of bus-based reconfigurable systems

Microprocessors and Microsystems

Volumn 29, Issue 4, 2005, Pages 133-144

  Vikram, K N ^a   Vasudevan, V ^a  

^a INDIAN INSTITUTE OF TECHNOLOGY MADRAS   (India)

Author keywords

Bus based; Co simulation; Embedded FPGA; Reconfiguration; SoC

Indexed keywords

COMPUTER SIMULATION; COMPUTER SOFTWARE; DATA STORAGE EQUIPMENT; FIELD PROGRAMMABLE GATE ARRAYS; MICROPROCESSOR CHIPS; PIPELINE PROCESSING SYSTEMS; REDUCED INSTRUCTION SET COMPUTING;

BUS BASED SYSTEMS; CO-SIMULATION; EMBEDDED FPGA; RECONFIGURATION; SYSTEM ON A CHIP (SOC);

EMBEDDED SYSTEMS;

EID: 17444362256     PISSN: 01419331     EISSN: None     Source Type: Journal    
DOI: 10.1016/j.micpro.2004.07.004     Document Type: Article

References (35)

1. A. DeHon DPGA-coupled microprocessors: commodity ICs for the early 21st century D.A. Buell K.L. Pocek IEEE Workshop on FPGAs for Custom Computing Machines 1994 IEEE Computer Society Press Los Alamitos, CA 31 39
2. K. Compton, and S. Hauck Reconfigurable computing: a survey of systems and software ACM Computing Surveys 34 2 2002 171 210
3. J.E. Carrillo, and P. Chow The effect of reconfigurable units in superscalar processors in: Ninth ACM International Symposium on Field-Programmable Gate Arrays (FPGA'01), ACM/SIGDA 2001 pp. 141-150
4. S. Hauck, T.W. Fry, M.M. Hosler, and J.P. Kao The chimaera reconfigurable functional unit K.L. Pocek J. Arnold IEEE Symposium on FPGAs for Custom Computing Machines 1997 IEEE Computer Society Press Los Alamitos, CA 87 96
5. J.R. Hauser, and J. Wawrzynek Garp: a MIPS processor with a reconfigurable coprocessor K.L. Pocek J. Arnold IEEE Symposium on FPGAs for Custom Computing Machines 1997 IEEE Computer Society Press Los Alamitos, CA 12 21
6. T. Miyamori, and K. Olukotun REMARC: reconfigurable multimedia array coprocessor (abstract) in: 1998 ACM/SIGDA sixth international symposium on field programmable gate arrays 1998 p. 261
7. H. Singh, M.-H. Lee, G. Lu, F.J. Kurdahi, N. Bagherzadeh, and E.M.C. Filho Morphosys: an integrated reconfigurable system for data-parallel and computation-intensive applications IEEE Transactions on Computers 49 5 2000 465 481
8. R. Enzler, C. Plessl, and M. Platzner Co-simulation of a hybrid multi-context architecture in: Third International Conference on Engineering of Reconfigurable Systems and Algorithms (ERSA) 2003 CSREA Press pp. 174-180
9. S.C. Goldstein, H. Schmit, M. Moe, M. Budiu, S. Cadambi, R.R. Taylor, and R. Laufer Piperench: a coprocessor for streaming multimedia acceleration in: Proceedings of the 26th International Symposium on Computer Architecture 1999 pp. 28-39
10. M. Borgatti, F. Lertora, B. Forêt, and L. Calf A reconfigurable system featuring dynamically extensible embedded microprocessor, FPGA and customizable I/O IEEE Journal of Solid-State Circuits 38 3 2003 521 529
11. ARM Ltd, AMBA Specification (Rev 2.0), ARM IHI 0011A, May 1999.
12. K. Bondalapati, and V.K. Prasanna Reconfigurable computing systems Proceedings of the IEEE 90 7 2002 1201 1217
13. Xilinx programmable logic devices, FPGA and CPLD, World Wide Web, http://www.xilinx.com, 2003.
14. A. Pelkonen, K. Masselos, and M. Cupák System-level modeling of dynamically reconfigurable hardware with systemC in: International Parallel and Distributed Processing Symposium (IPDPS 03) 2003 pp. 174-181
15. J.L. Hennessy, and D.A. Patterson Computer architecture: a quantitative approach 1990 Morgan Kaufmann Publishers Los Altos, CA
16. E. Larson, S. Chatterjee, and T. Austin MASE: a novel infrastructure for detailed microarchitectural modeling in: IEEE International Symposium on Performance Analysis of Systems and Software 2001 pp. 1-9
17. AMBA 2.0 specification on the ARM website, World Wide Web, http://www.arm.com/products/solutions/AMBA_Spec.html.
18. R. Maestre, F. Kurdahl, M. Fernandez, R. Hermida, N. Bagherzadeh, and H. Singh A formal approach to context scheduling for multicontext reconfigurable architectures IEEE Transactions on Very Large Scale Integration (VLSI) Systems 9 1 2001 173 185
19. Xilinx Inc., XAPP151: Virtex Series Configuration Architecture User Guide, Application Note: Virtex Series, March 2003.
20. C.J. Hughes, V.S. Pai, P. Ranganathan, and S.V. Adve RSIM: Simulating Shared-Memory Multiprocessors with ILP Processors, IEEE Computer 35 2 2002 40 49
21. D. Burger, T. Austin, The SimpleScalar Toolset Version 2.0, Tech. Rep. 1342, University of Wisconsin, Computer Sciences, June 1997, http://www.simplescalar.com.
22. The Leon2 Processor Users Manual, World Wide Web, www.gaisler.com, 2003.
23. J.R. Hauser, Augmenting a Processor with Reconfigurable Hardware, PhD Thesis, University of California, Berkeley, 2000.
24. Seamless Hardware/Software Co-Verification Datasheet, Mentor Graphics Corporation, 2003, www.mentor.com/seamless/datasheets/index.html.
25. C. Liem, F. Nacabal, C. Valderrama, P. Paulin, and A. Jerraya System-on-a-chip Cosimulation and Compilation IEEE Design and Test of Computers 14 2 1997 16 25
26. Nexus PDK Co-Design and Co-Verification Tool Suite Data Sheet, Celoxica Ltd, 2003, http://www.celoxica.com/products/tools/nexus-pdk.asp.
27. J. Liu, M. Lajolo, A. Sangiovanni-Vincentelli, Software Timing Analysis Using HW/SW Cosimulation and Instruction Set Simulator, 1998.
28. H. Hubert, A Survey of HW/SW Cosimulation Techniques and Tools, Master's Thesis, Royal Institute of Technology, Stockholm, Sweden, June 1998.
29. W.R. Stevens Unix Network Programming 1990 Prentice-Hall Inc. New Jersy
30. D. Becker, R.K. Singh, and S.G. Tell An engineering environment for hardware/software co-simulation in: 29th ACM/IEEE Design Automation Conference 1994 pp. 129-134
31. S.L. Coumeri, and D. Thomas A. simulation environment for hardware-software codesign, in: IEEE International Conference on Computer Design: VLSI in Computers and Processors (ICCD'95) 1995 pp. 58-63
32. M. Pirvu, L. Bhuyan, and R. Mahapatra Hierarchical Simulation of a Multiprocessor Architecture, in: 2000 IEEE International Conference on Computer Design: VLSI in Computers and Processors (ICCD'00) 2000 pp. 585-588
33. S. Yoo, and K. Choi Synchronization overhead reduction in timed cosimulation in: International High Level Design Validation and Test Workshop (HLDVT97) 1997
34. J. Ziv, and A. Lempel A universal algorithm for sequential data compression IEEE Transactions on Information Theory 23 3 1977 337 343
35. Y.J. Kim, K.S. Kim, and K.Y. Choi Efficient VLSI architecture for lossless data compression IEE Electronics Letters 31 13 1995 1053 1054