Co-simulation of a Hybrid Multi-Context Architecture

Proceedings of the International Conference on Engineering of Reconfigurable Systems and Algorithms

Volumn , Issue , 2003, Pages 174-180

  Enzler, Rolf ^a   Plessl, Christian ^a   Platzner, Marco ^a  

^a ETH ZURICH   (Switzerland)

Author keywords

Co simulation; Field programmable gate array (FPGA); Multi context; Reconfigurable computing; VHDL

Indexed keywords

CO-SIMULATION; FIELD-PROGRAMMABLE GATE ARRAY (FPGA); MULTI-CONTEXT; RECONFIGURABLE COMPUTING; VHDL;

COMPUTER HARDWARE; COMPUTER SIMULATION; COMPUTER SOFTWARE; DATA PROCESSING; FIR FILTERS; MICROPROCESSOR CHIPS; OPTIMIZATION; POLYNOMIALS;

COMPUTER ARCHITECTURE;

EID: 1642388703     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (17)

1. S. Sezer, J. Heron, R. Woods, R. Turner, and A. Marshall, "Fast partial reconfiguration for FCCMs," in Proc. 6th IEEE Symp. on Field-Programmable Custom Computing Machines (FCCM), 1998, pp. 318-319.
2. S. Hauck and W. D. Wilson, "Runlength compression techniques for FPGA configurations," in Proc. 7th IEEE Symp. on Field-Programmable Custom Computing Machines (FCCM), 1999, pp. 286-287.
3. S. Hauck, "Configuration prefetch for single context reconfigurable coprocessors," in Proc. 6th ACM Int. Symp. on Field-Programmable Gate Arrays (FPGA), 1998, pp. 65-74.
4. S. Trimberger, D. Carberry, A. Johnson, and J. Wong, "A time-multiplexed FPGA," in Proc. 5th IEEE Symp. on Field-Programmable Custom Computing Machines (FCCM), 1997, pp. 22-28.
5. Xiaoping Ling and H. Amano, "WASMII: An MPLD with data-driven control on a virtual hardware," The Journal of Supercomputing, vol. 9, no. 3, pp. 253-276, 1995.
6. T. Fujii, K. i. Furuta, M. Motomura, M. Nomura, M. Mizuno, K. i. Anjo, K. Wakabayashi, Y. Hirota, Y. & Nakazawa, H. Itoh, and M. Yamashina, "A dynamically reconfigurable logic engine with a multi-context/rnulti-mode unified-cell architecture," in Int. Solid-State Circuits Conf. (ISSCC), Digest of Technical Papers, 1999, pp. 364-365.
7. Y. Shibata, M. Uno, H. Amano, K. Furuta, T. Fujii, and M. Motomura, "A virtual hardware system on a dynamically reconfigurable logic device," in Proc. 8th IEEE Symp. on Field-Programmable Custom Computing Machines (FCCM), 2000, pp. 295-296.
8. A. DeHon, "DPGA-coupled microprocessors: Commodity ICs for the early 21st century," in Proc. 2nd IEEE Workshop on FPGAs for Custom Computing Machines (FCCM), 1994, pp. 31-39.
9. E. Tau, D. Chen, I. Eslick, J. Brown, and A. DeHon, "A first generation DPGA implementation," in Canadian Workshop on Field-Programmable Devices (FPD), 1995, pp. 138-143.
10. J. Faura, C. Horton, P. van Duong, I. Madrenas, M. A. Aguirre, and J. M. Insenser, "A novel mixed signal programmable device with on-chip microprocessor," in Proc. 19th IEEE Custom Integrated Circuits Conf. (CICC), 1997, pp. 103-106.
11. S. M. Scalera and J. R. Vázquez, "The design and implementation of a context switching FPGA," in Proc. 6th IEEE Symp. on Field-Programmable Custom Computing Machines (FCCM), 1998, pp. 78-85.
12. D. I. Lehn, K. Puttegowda, J. H. Park, P. M. Athanas, and M. T. Jones, "Evaluation of rapid context switching on a CSRC device," in Proc. 2nd Int. Conf. on Engineering of Reconfigurable Systems and Algorithms (ERSA). CSREA Press, 2002, pp. 209-215.
13. Xinan Tang, M. Aalsma, and R. Jou, "A compiler directed approach to hiding configuration latency in Chameleon processors," in Field-Programmable Logic and Applications (Proc. FPL), ser. LNCS, vol. 1896. Springer, 2000, pp. 29-38.
14. J. E. Carrillo Esparza and P. Chow, "The effect of reconfigurable units in superscalar processors," in Proc. 9th ACM Int. Symp. on Field-Programmable Gate Arrays (FPGA), 2001, pp. 141-150.
15. T. Austin, E. Larson, and D. Ernst, "SimpleScalar: An infrastructure for computer system modeling," IEEE Computer, vol. 35, no. 2, pp. 59-67, Feb. 2002.
16. J. R. Hauser and J. Wawrzynek, "Garp: A MIPS processor with a reconfigurable coprocessor," in Proc. 5th IEEE Symp. on Field-Programmable Custom Computing Machines (FCCM), 1997, pp. 12-21.
17. R. Enzler, M. Platzner, C. Plessl, L. Thiele, and G. Tröster, "Reconfigurable processors for handhelds and wearables: Application analysis," in Proceedings of SPIE, vol. 4525, 2001, pp. 135-146.