Cellular handset integration - SIP vs. SOC

Proceedings of the Custom Integrated Circuits Conference

Volumn , Issue , 2004, Pages 63-70

  Krenik, William ^a   Buss, Dennis ^a   Rickert, Peter ^a  

^a TEXAS INSTRUMENTS   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

GLOBAL POSITIONING SYSTEM; GRAPHIC METHODS; MICROPROCESSOR CHIPS; NETWORK PROTOCOLS; SILICON; SPEECH;

BILL OF MATERIALS (BOM); CPU; SILICON-ON-CHIP (SOC); SYSTEM-IN-PACKAGE (SIP);

TELEPHONE SETS;

EID: 17044440047     PISSN: 08865930     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (22)

1. D. Buss, "Technology in the Internet Age", ISSCC 2002 Digest of Technical Papers, pp 18-21.
2. D. Buss, B. Evans, J. Bellay, W. Krenik, B. Haroun, D. Leipold, K. Maggio J-Y. Yang & T. Moise: "SOC CMOS Technology for Personal Internet Products", IEEE Trans Electron Devices, March 2003, pp 546-556.
3. R. Scheuerlein, W. Gallagher, S. Parkin, S. Ray, R. Robertazzi, W. Reohr, "A 10ns Read and Write Non-Volatile Memory Array Using a Magnetic Tunnel Junction and FET Switch in each Cell," Tech. Papers Digest, ISSCC 2000, p. 128
4. M. Gill, T. Lowrey & J. Park, "Ovonic Unified Memory - A High-Perfonnance Nonvolatile Memory Technology for Stand-Alone Memory and Embedded Memory Applications", ISSCC 2002 Digest of Technical Papers, pp 202-2-202-3.
5. T. Moise, S. Summerfelt, G. Xing, L. Colombo, T. Sakoda, S. Gilbert, A. Loke, S. Ma, R. Kavari, L. Wills, T. Hsu, J. Amano, S. Johnstron, D. Vestyck, M. Russell, and S. Bilodeau, "Electrical Properties of Submicron Ir/PZT/Ir Capacitors Formed on W Plugs" IEEE Technical Digest, 1999, p. 940.
6. D. Takashima, Y. Takeuchi, T. Miyakawa, Y. Itoh, R. Ogiwara, M. Kamoshida, K. Hoya, S. Doumae, R. Ozaki, H. Kanaya, K. Yamanaka, I. Kunishima, and Y. Oowaki, "A 76mm2 8Mb Chain Ferroelectric Memory," IEEE J. Sol. State Circuits, Vol. 36, #11, 2001. p. 1713.
7. G. Fox, F. Chu & T. Davenport: "Current and Future Ferroelectric Nonvolatile Memory Technology", J. Vacuum Science & Technology B: Microelectronics and Nanometer Structures: Vol. 19, Sept 2001, pp 1967-1971.
8. T. Moise et al., "Demonstration of a 4Mb High-Density Ferroelectric Memory Embedded within a 130nm, 5LM, Cu/FSG Logic Process," Submitted for publication in IEDM 2002.
9. D. Hadnagy, D. Dalton, B. Thomas, S. Sun, and R. Bailey, "Retention after Fatigue of Ferroelectric Memories", Integrated ferroelectrics, 2001, Vol 37, pp 215-223.
10. D. D. Buss, "Device Issues in the Integration of Analog/RF Functions in Deep Submicron Digital CMOS" IEEE Technical Digest Dec (1999), p. 423.
11. J. Lin & B. Haroun: "An Embedded 0.8V/480μW 6B/22MHz Flash ADC in 0.13um Digital CMOS Process using Nonlinear Double Interpolation Technique", ISSCC 2002 Digest of Technical Papers.
12. G. Gomez & B. Haroun: "A 1.5V, 2.4/2.9mW, 79/50dB DR ΣΔ A/D for GSM/WBCDMA in 0.13um Digital Process", ISSCC 2002 Digest of Technical Papers.
13. J-Y. Yang, K. Benaissa, D. Crenshaw, B. Williams, S. Sridhar, J. Ai, G. Boselli, S. Zhou, S-P. Tsang, N. Mahalingam, S. Ashburn, P. Madhani, T. Blythe and H. Shichijo, "0.1 um RFCMOS on High Resistivity Substrate for System on Chip (SOC) Application", IEDE Technical Digest, 2002, to be published.
14. K. Benaissa, J-Y Yang, D. Crenshaw, B. Williams, S. Sridhar, J. Ai, G. Boselli, S. Zhao, S-P Tang, S. Ashburn, P. Madhani, T. Blythe, M. Nandakumar, and H. Shichijo, "RFCMOS on High Resistivity Substrates for System on Chip (SOC) Applications", IEEE Tran. Elec. Dev., March 2003, pp 567-576.
15. H-M. Shu et al, "A 0.18um Foundry RF CMOS Technology with 70GHz ft for Single Chip System Solutions", 2001 IEEE MTT-S Digest, pp 1869-1872.
16. J. Mitros, C. Tsai, H. Shichijo, K. Kuntz, A. Morton, A. Goodpaster, D. Mosher, & T. Efland, "High-voltage Drain Extended MOS Transistors for 0.18 m Logic CMOS Process", IEEE Trans. Electron Devices, Vol. 48, pp 1751-1755, Aug 2001.
17. A. Chatterjee, et al., "Analog Integration in a 0.35 μm Cu Metal Pitch, 0.1 μm Gate Length, Low-power Digital CMOS Technology", IEDM Tech. Digest, 2001, pp. 211.
18. P. Lok, "Power Amplfiers", presention at the GigaHertz Radio Front-Ends: RF Power Amplifiers tutorial forum, ISSCC, 2004.
19. H. Iwai, "CMOS Technology for RF Application", International conference on microelectronics (MIEL 2000), Vol.1, pp. 27-34, May, 2000
20. max realized at 0.18um gate length in an industrial RF-CMOS technology" IEDM Tech. Dig. pp. 223-226, 2001
21. K. Muhammad, D. Leipold, B. Staszewski, Y-C. Ho, C-M. Hung, K. Maggio, C. Fernando, T. Jung, J. Wallberg, J.-S. Koh, S. John, I. Deng, O. Moreira, R. Staszewski, R. Katz, O. Friedman, "A discrete-time Bluetooth receiver in a 0.13μm digital CMOS process," Proc. of IEEE Solid-State Circuits Conf, sec. 15.1, pp. 268-269, 527, Feb. 2004
22. B. Staszewski, C-M. Hung, K. Maggio, J. Wallberg, D. Leipold and P. Balsara, "All-digital phase-domain TX frequency synthesizer for Bluetooth radios in 0.13μm CMOS," Proc. of IEEE Solid-Slate Circuits Conf, sec. 15.3, pp. 272-273, 527, Feb. 2004