Review of methods for time interval measurements with picosecond resolution

Metrologia

Volumn 41, Issue 1, 2004, Pages 17-32

  Kalisz, Józef ^a  

^a MILITARY UNIVERSITY OF TECHNOLOGY   (Poland)

Author keywords

[No Author keywords available]

Indexed keywords

PICOSECOND RESOLUTION; TIME INTERVALS (TI);

ANALOG TO DIGITAL CONVERSION; ATOMIC CLOCKS; DATABASE SYSTEMS; DETECTORS; ELECTRIC DELAY LINES; ERROR ANALYSIS; GRAVITATION; INFORMATION TECHNOLOGY; INTEGRATED CIRCUITS; INTERPOLATION; PHASE LOCKED LOOPS; SAMPLING;

TIMING JITTER;

EID: 1642619421     PISSN: 00261394     EISSN: None     Source Type: Journal    
DOI: 10.1088/0026-1394/41/1/004     Document Type: Review

References (87)

1. Porat D I 1973 Review of subnanosecond time-interval measurements IEEE Trans. Nucl. Sci. 20 35-51
2. 1970 Time interval averaging Hewlett-Packard Application Note 162-1
3. Wakerly J F 2000 Digital Design, Principles and Practices 3rd edn (Englewood Cliffs, NJ: Prentice Hall)
4. Alfke P 1996 Efficient shift registers, LFSR counters, and long pseudo-random sequence generators Application Note XAPP 052, Xilinx Corp.
5. Moody N F 1952 Electron. Eng. 24 289-93
6. Wiedwald J D 1973 A CAMAC high resolution time interval meter IEEE Trans. Nucl. Sci. 20 242-5
7. Leskovar B and Turko B 1977 Optical timing receiver for the NASA laser ranging system Lawrence Berkeley Laboratory Report LBL 6133
8. Leskovar B and Turko B 1978 Optical timing receiver for the NASA spaceborne ranging system Lawrence Berkeley Laboratory Report LBL 8129
9. Kalisz J, Pawłowski M and Pełka R 1988 Präzisions-Zeitintervall-Mess-system Elektronik 14 65-8
10. Räisänen-Ruotsalainen E, Rahkonen T and Kostamovaara J 1996 A BiCMOS time-to digital converter with time stretching interpolators Proc. European Solid-State Circuit Conf. ESSCIRC'96 (Neuchatel, 17-18 September 1996) p 4
11. Kalisz J, Pawłowski M and Pełka R 1985 A method for autocalibration of the interpolation time interval digitiser with picosecond resolution J. Phys. E: Sci. Instrum. 18 444-52
12. Kalisz J, Pawłowski M and Pełka R 1987 Error analysis and design of the Nutt time-interval digitiser with picosecond resolution J. Phys. E: Sci. Instrum. 20 1330-41
13. Turko B 1979 A modular 125 ps resolution time interval digitizer for 10 MHz stop burst rate and 33 ms range IEEE Trans. Nucl. Sci. 26 737-45
14. Turko B 1980 Space borne event timer IEEE Trans. Nucl. Sci. 27 399-404
15. Kalisz J, Pawłowski M and Pełka R 1986 A multiple-interpolation method for fast and precise time digitizing IEEE Trans. Instrum. Meas. 35 163-9
16. Kostamovaara J and Myllylä R 1986 Time-to-digital converter with an analog interpolation circuit Rev. Sci. Instrum. 57 2880-5
17. Kalisz J, Pawłowski M and Pełka R 1993 Improved time-interval counting techniques for laser ranging systems IEEE Trans. Instrum. Meas. 42 301-3 Kalisz J, Pawłowski M and Pełka R 1992 Proc. Conf. on Precision Electromagnetic Measurements CPEM'92 (Paris, 9-12 June 1992) pp 412-13
18. Kalisz J, Pawłowski M and Pełka R 1993 Improved time-interval counting techniques for laser ranging systems IEEE Trans. Instrum. Meas. 42 301-3 Kalisz J, Pawłowski M and Pełka R 1992 Proc. Conf. on Precision Electromagnetic Measurements CPEM'92 (Paris, 9-12 June 1992) pp 412-13
19. Kalisz J, Pawłowski M and Pełka R 1994 Precision time counter for laser ranging to satellites Rev. Sci. Instrum. 65 736-41
20. Räisänen-Ruotsalainen E, Rahkonen T and Kostamovaara J 1997 A high resolution time-to digital converter based on time-to-voltage interpolation Proc. ESSCIRC'97 (Southampton, 16-18 September 1997) pp 332-5
21. Määttä K and Kostamovaara J 1998 High-precision time-to-digital converter for pulsed time-of-flight laser radar applications IEEE Trans. Instrum. Meas. 47 521-36
22. Baron R G 1957 The Vernier time-measuring technique Proc. IRE pp 21-30
23. Barton R D and King M E 1971 Two Vernier time-interval digitizers Nucl. Instrum. Methods 97 359-70
24. Aveynier J and Van Zurk R 1970 Vernier chronotron reflex Nucl. Instrum. Methods 78 161-70
25. Otsuji T 1993 A picosecond-accuracy, 700-MHz range, Si-bipolar time interval counter LSI IEEE J. Solid State Circuits 28 941-7
26. Hoppe D R 1982 Differential time interpolator US Patent 4,433,919, priority: 7 September 1982 Hoppe D R 1982 Time interpolator US Patent 4,439,046 (the same inventor and priority)
27. Hoppe D R 1982 Differential time interpolator US Patent 4,433,919, priority: 7 September 1982 Hoppe D R 1982 Time interpolator US Patent 4,439,046 (the same inventor and priority)
28. Genat J F and Rossel F 1984 Ultra high-speed time-to-digital converter French Patent 84 07344 US Patent 4 719 608, priority 1984
29. Davis R M 1984 Apparatus for determining interval between two events US Patent 4,468,746, 26 August 1984
30. Dalzell D T 1989 Electronic pulse time measurement apparatus US Patent 4,875,201, 17 October 1989
31. Stephenson P S 1989 Frequency and time interval analyzer measurement hardware Hewlett-Packard J. 40 35-41
32. Rahkonen T and Kostamovaara J 1991 The use of stabilized CMOS delay lines in the digitization of short time intervals Proc. IEEE Symp. on Circuits and Systems (Singapore, 1991) vol 4, pp 2252-3
33. Rahkonen T and Kostamovaara J 1993 IEEE J. Solid-State Circuits 28 887-94
34. Räisänen-Ruotsalainen E, Rahkonen T and Kostamovaara J 1995 A low-power CMOS time-to-digital converter IEEE J. Solid State Circuits 30 984-90
35. Paschalidis N, Karadamoglou K, Stamatopoulos N, Paschalidis V, Kottaras G, Sarris E, Keath E and McEntire R 1998 An integrated time to digital converter for space instrumentation 7th NASA Symp. on VLSI Design (Albuquerque, October 1998) University of New Mexico
36. Kalisz J, Szplet R, Pasierbiński J and Poniecki A 1997 Field-Programmable-Gate-Array-based time-to-digital converter with 200-ps resolution IEEE Trans. Instrum. Meas. 46 51-5
37. Pełka R, Kalisz J and Szplet R 1997 Nonlinearity correction of the integrated time-to-digital converter with direct coding IEEE Trans. Instrum. Meas. 46 449-52
38. Szplet R, Kalisz J and Szymanowski R 2000 Interpolating time counter with 100 ps resolution on a single FPGA device IEEE Trans. Instrum. Meas. 49 879-83
39. Nutt R 1968 Digital time intervalometer Rev. Sci. Instrum. 39 1342-5
40. Nutt R 1970 Digital time intervalometer with analogue vernier timing US Patent 3,541,448, 17 November 1970
41. Chu D C, Allen M S and Foster A S 1980 Universal counter resolves picoseconds in time interval measurements Hewlett-Packard J. 29 2-10
42. Chu D C 1979 Double Vernier time interval measurement using triggered phase-locked oscillators US Patent 4,164,648, 14 August 1979
43. Kalisz J, Szplet R, Pełka R and Poniecki A 1997 Single-chip interpolating time counter with 200-ps resolution and 43-s range IEEE Trans. Instrum. Meas. 46 851-6
44. Kalisz J, Szplet R, Pełka R and Poniecki A 1998 Single-chip low-cost time counter for distance measurements with 3 cm resolution J. Opt. 29 199-205
45. Dally W J and Poulton J W 1998 Digital System Engineering (Cambridge: Cambridge University Press)
46. Razavi B (ed) 1996 Monolithic Phase-Locked Loops and Clock Recovery Circuits - Theory and Design (New York: IEEE)
47. Stensby J 1997 Phase-Locked Loops - Theory and Applications (Boca Raton, FL: CRC Press)
48. Rothermel A and Dell'ova F 1992 Analog phase measuring circuit for digital CMOS ICs Proc. ESSCIRC'92 (Copenhagen, 21-23 September 1992) pp 331-3
49. Rothermel A and Dell'ova F 1993 IEEE J. Solid State Circuits 28 853-6
50. Loinaz M J and Wooley B A 1995 A CMOS multichannel IC for pulse timing measurements with 1-mV sensitivity IEEE J. Solid State Circuits 30 1339-48
51. Arai Y and Ikeno M 1996 A time digitizer CMOS gate-array with a 250 ps time resolution IEEE J. Solid State Circuits 31 212-20
52. Braun G et al 1999 F1 - an eight channel time-to-digital converter chip for high rate experiments Proc. 5th Workshop on Electronics for LHC Experiments Snowmass
53. Hervé C and Torki K 2002 A 75 ps rms time resolution BiCMOS time to digital converter optimised for high rate imaging detectors Nucl. Instrum. Methods Phys. Res. A 481 566-74
54. Bazes M 1985 A novel precision MOS synchronous delay line IEEE J. Solid State Circuits 20 1265-71
55. Johnson M G and Hudson E L 1988 A variable delay line PLL for CPU-coprocessor synchronization IEEE J. Solid State Circuits 23 1218-23
56. Arai Y and Ohsugi T 1989 TMC - a CMOS time-to-digital converter VLSI IEEE Trans. Nucl. Sci. 36 528-31
57. Kleinfelder S et al 1991 MTD132 - a new sub-nanosecond multi-hit CMOS time-to-digital converter IEEE Trans. Nucl. Sci. 38 97-101
58. Ljuslin C, Christiansen J, Marchioro A and Klingsheim O 1994 An integrated 16-channel CMOS time-to-digital converter IEEE Trans. Nucl. Sci. 41 1104-8
59. Christiansen J 1996 An integrated high resolution CMOS timing generator based on an array of delay locked loops IEEE J. Solid State Circuits 31 952-7
60. Mota M and Christiansen J 1998 A four channel, self-calibrating, high-resolution, time-to-digital converter Proc. 1998 Int. Conf. Electronics, Circuits and Systems (Lisboa, September 1998) vol 1, pp 409-12
61. Gorbics M S, Kelly J, Roberts K M and Sumner R L 1997 A high resolution multihit time-to-digital converter integrated circuit IEEE Trans. Nucl. Sci. 44 379-84
62. Mota M and Christiansen J 1999 A high-resolution time interpolator based on a delay locked loop and an RC delay line IEEE J. Solid State Circuits 34 1360-6
63. Bailly P et al 1999 A 16 channel digital TDC chip Nucl. Instrum. Methods Phys. Res. A 433 432-7
64. Mäntyniemi A, Rahkonen T and Kostamovaara J 1997 A 9-channel integrated time-to-digital converter with subnanosecond resolution Proc. 40th Midwest Symp. Circuits and Systems, August 1997) vol 1, pp 189-92
65. Mäntyniemi A, Rahkonen T and Kostamovaara J 1998 An integrated CMOS time-to-digital converter with 92 ps LSB Proc. Midwest Symp. Circuits and Systems (August 1998) pp 180-3
66. Mäntyniemi A, Rahkonen T and Kostamovaara J 1999 A high resolution digital CMOS time-to-digital converter based on nested delay locked loops Proc. IEEE Int. Symp. Circuits and Systems ISCAS'99 (July 1999) vol 2, pp 537-40
67. Mäntyniemi A, Rahkonen T and Kostamovaara J 2002 An integrated 9-channel time digitizer with 30 ps resolution Digest Techn. Papers, 2002 IEEE Int. Solid-State Circuit Conf. (February 2002) vol 1, pp 266-465
68. Mäntyniemi A, Rahkonen T and Kostamovaara J 2002 A nonlinearity corrected CMOS time digitizer IC with 20 ps precision Proc. IEEE Int. Symp. Circuits and Systems ISCAS'2002 (May 2002) vol 1, pp 513-16
69. Dudek P, Szczepański S and Hatfield J V 2000 A high-resolution CMOS time-to-digital converter utilizing a Vernier delay line IEEE J. Solid State Circuits 35 240-7
70. Kalisz J, Orżanowski T and Szplet R 2000 Delay-locked loop technique for temperature stabilisation of internal delays of CMOS FPGA devices Electron. Lett. 36 1184-5
71. Pełka R 1991 Adaptive calibration of time interval digitizer with picosecond resolution IEEE Trans. Instrum. Meas. 40 315-16
72. Chmielewski K 2000 Precise digitising of time intervals by Vernier method Doctoral Thesis Military University of Technology, Warsaw (in Polish)
73. Kalisz J 1988 Determination of short-term error caused by the reference clock in precision time-interval measurement and generation IEEE Trans. Instrum. Meas. 37 315-16
74. Poniecki A 1999 Robust estimation methods in metrology of time intervals with picosecond resolution Doctoral Thesis Military University of Technology, Warsaw (in Polish)
75. Sondej T 2003 Efficient methods of data processing in precision laser rangefinders with high-speed microcontrollers Doctoral Thesis Military University of Technology, Warsaw (in Polish)
76. http://www.vigo.com.pl
77. Kalisz J, Poniecki A and Różyc K 2003 A simple, precise, and low-jitter delay/gate generator Rev. Sci. Instrum. 74 3507-9
78. Artyukh Y, Vedin V and Rybakov A 1998 A new approach to high performance continuous time interval counting Proc. XI Conf. Application of Microprocessors in Automatic Control and Measurement (Warsaw, 13-14 October 1998)
79. Veendrick H J M 1980 The behavior of flip-flops used as synchronizers and prediction of their failure rate IEEE J. Solid-State Circuits 15 169-76
80. Horstmann J U, Eichel H W and Coates R L 1989 Metastability behavior of CMOS ASIC flip-flops in theory and test IEEE J. Solid-State Circuits 24 146-57
81. Foley C 1993 Characterizing metastability Tektronix Report Foley C 1993 Proc. 2nd Int. Symp. Advanced Research in Asynchronous Circuits and Systems (Fukushima, 18-21 March 1996) pp 175-84
82. Foley C 1993 Characterizing metastability Tektronix Report Foley C 1993 Proc. 2nd Int. Symp. Advanced Research in Asynchronous Circuits and Systems (Fukushima, 18-21 March 1996) pp 175-84
83. http://www.wavecrest.com
84. Gross J E 1958 Time-interval measuring device US Patent 2,831,162, 15 April 1958
85. Tarczy-Hornoch Z 1966 Free running multi-stable state circuit for time interval measurement US Patent 3,235,796, 15 February 1966
86. Zielinski M, Chaberski D and Grzelak S 2003 Time-interval measuring module with short dead-time Metrol. Meas. Syst. 10 at press
87. Sondej T, Pełka R and Poniecki A 2003 Optimized data processing in precision laser rangefinder with embedded microcontroller Metrol Meas. Syst. 10 at press