A simple, precise, and low jitter delay/gate generator

Review of Scientific Instruments

Volumn 74, Issue 7, 2003, Pages 3507-3509

  Kalisz, J ^a   Poniecki, A ^a   Rozyc K ^a  

^a MILITARY UNIVERSITY OF TECHNOLOGY   (Poland)

Author keywords

[No Author keywords available]

Indexed keywords

CMOS INTEGRATED CIRCUITS; COAXIAL CABLES; PULSE GENERATORS; SWITCHING;

PULSE DETERIORATION;

JITTER;

EID: 0043269350     PISSN: 00346748     EISSN: None     Source Type: Journal    
DOI: 10.1063/1.1578707     Document Type: Article

References (9)

1. J. F. Genat, Nucl. Instrum. Methods Phys. Res. A 315, 411 (1992).
2. J. Kalisz, R. Pelka, and A. Poniecki, Rev. Sci. Instrum. 65, 736 (1994).
3. K. M. Ferguson and L. R. Dickstein, Hewlett-Packard J. 12 (August 1978).
4. K. Bult and H. Wallinga, IEEE J. Solid-State Circuits 23, 759 (1988).
5. T. I. Otsuji and N. Narumi, IEEE J. Solid-State Circuits 24, 1412 (1989).
6. T. I. Otsuji and N. Narumi, IEEE J. Solid-State Circuits 26, 806 (1991).
7. J. G. Maneatis and M. A. Horowitz, IEEE J. Solid-State Circuits 28, 1273 (1993).
8. M. Goto, J. O. Barnes, and R. E. Owens, Hewlett-Packard J. 51 (October 1994).
9. J. Christiansen, IEEE J. Solid-State Circuits 31, 952 (1996).