High-level synthesis using computation-unit integrated memories

IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD

Volumn , Issue , 2004, Pages 783-790

  Huang, Chao ^a   Ravi, Srivaths ^b   Raghunathan, Anand ^b   Jha, Niraj K ^a  

^a Princeton University   (United States)

^b NEC LABORATORIES AMERICA   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

DATAPATHS; HIGH-LEVEL SYNTHESIS (HLS); MEMORY BANKS; MEMORY SYSTEMS;

ALGORITHMS; APPLICATION SPECIFIC INTEGRATED CIRCUITS; BANDWIDTH; COMPUTATIONAL METHODS; FUNCTIONS; INTERFACES (COMPUTER); LOGIC DESIGN;

DATA STORAGE EQUIPMENT;

EID: 16244406821     PISSN: 10923152     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICCAD.2004.1382682     Document Type: Conference Paper

References (35)

1. P. W. Diodato, Y-H. Wong, C-T. Liu, K-H. Lee, R. Dail, W. S. Lindenberger, A. C. Dumbri, M. V. Depaolis, J. T. Clemens, W. W. Troutman, K. Noda, J. M. Drynan, and M. Nakamae, "Merged DRAM-logic in the year 2001," in Proc. Int. Wkshp. Memory Technology, Design & Testing, Aug. 1998, pp. 24-30.
2. H. Horikawa and H. Aslam, Merged-logic-type embedded DRAM suits high-performance SoCs, EE Times, Mar. 2003.
3. C. E. Kozyrakis, S. Perissakis, D. Patterson, T. Anderson, K. Asanović, N. Cardwell, R. Fromm, J. Golbus, B. Gribstad, K. Kecton, R. Thomas, N. Treuhaft, and K. Yelick, "Scalable processors in tbe billion-transistor era: IRAM," IEEE Computer, vol. 30, no. 9, pp. 75-78, Sept. 1997.
4. K. Mai, T. Paaske, N. Jayasena, R. Ho, W. J. Dally, and M. Horowitz, "Smart memories: A modular reconfigurable architecture," in Proc. Int. Symp. Computer Architecture, June 2000, pp. 161-171.
5. Y. Kang, M. Huang, S. Yoo, Z. Ge, D. Keen, V. Lam, P. Pattnaik, and J. Torrellas, "FlexRAM: Toward an advanced intelligent memory system," in Proc. Int. Conf. Computer Design, Oct 1999, pp. 192-201.
6. M. Oskin, F. T. Chong, and T. Sherwood, "Active pages: A computation model for intelligent memory," in Proc. Int. Symp. Computer Architecture, June 1998, pp. 192-203.
7. M. Hall, P. Kogge, J. Koller, P. Diniz, J. Chame, J. Draper, J. LaCoss, J. Granacki, A. Srivastava, W. Athas, J. Brockman, V. Frech, J. Park, and J. Shin, "Mapping irregular applications to DIVA, A PIM-based data-intensive architecture," in Proc. High Performance Networking and Computing Conf., Nov. 1999.
8. M. Gokhale, B. Hohmes, and K. Iobst, "Processing in memory: The Terasys massively parallel PIM array," IEEE Computer, vol. 28, no. 4, pp. 23-31, Apr. 1995.
9. P. Jain, G. E. Suh, and S. Devadas, "Intelligent SRAM (ISRAM) for improved embedded system performance," in Proc. Design Automation Conf, June 2003, pp. 869-874.
10. M. Wolfe, High Performance Compilers for Parallel Computing, Addison-Wesley, 1996.
11. R. Barua, W. Lee, S. Amansinghe, and A. Agarwal, "Compiler support for scalable and efficient memory systems," IEEE Trans. Computers, vol. 50, no. 11, pp. 1234-1247, Nov. 2001.
12. M. W. Hall, J. M. Anderson, S. P. Amansinghe, B. R. Murphy, S. Liao, E. Bugnion, and M. S. Lam, "Maximizing multiprocessor performance with the SUIF compiler," IEEE Computer, vol. 29, no. 12, pp. 84-89, Dec. 1996.
13. J. B. Carter, W. C. Hsieh, L. Stoller, M. R. Swanson, L. Zhang, E. Brunvand, A. Davis, C. Kuo, R. Kuramkote, M. Parker, L. Schaelicke, and T. Tateyama, "Impulse: Building a smarter memory controller," in Proc. Int. Symp. High Performance Computer Architecture, Jan. 1999, pp. 70-79.
14. Y. Solihin, J. Lee, and J. Torrellas, "Automatic code mapping on an intelligent memory architecture," IEEE Trans. Computers, vol. 50, no. 11, pp. 1248-1266, Nov. 2001.
15. F. Catthoor, K. Danckaert, S. Wuytack, and N. D. Dutt, "Code transformations for data transfer and storage exploration preprocessing in multimedia processors," IEEE Design &. Test of Computers, vol. 18, no. 3, pp. 70-82, May 2001.
16. R. Cloutier and D. Thomas, "The combination of scheduling, allocation, and mapping in a single algorithm," in Proc. Int. Symp. Microarchitecture, Dec. 1996, pp. 126-137.
17. N. D. Holmes and D. D. Gajski, "Architecture exploration for datapaths with memory hierarchy," in Proc. European Design & Test Conf, Mar. 1995, pp. 340-344.
18. P. Marwedel, "The MIMOLA system: Detailed description of the system software," in Proc. Design Automation Conf., June 1993, pp. 59-63.
19. H. Schmidt, "Synthesis of application-specific memory designs," IEEE Trans. VLSI Systems, vol. 5, no. 1, pp. 101-111, Mar. 1997.
20. K. S. Khouri, G. Lakshminarayana, and N. K. Jha, "Memory binding for performance optimization of control-flow intensive behaviors," in Proc. Int. Conf Computer-Aided Design, Nov. 1999, pp. 482-488.
21. J. Seo, T. Kim, and P. R. Panda, "An integrated algorithm for memory allocation and assignment in high-level synthesis," in Proc. Design Automation Conf, June 2002, pp. 608-611.
22. P. K. Jha and N. D. Dutt, "High-level library mapping for memories," ACM Trans. Design Automation Electronic Systems, no. 3, pp. 566-603, July 2000.
23. O. Sentieys, D. Chillet, J. P. Diguet, and J. L. Phillipe, "Memory module selection for high-level synthesis," in Proc. VLSI Signal Processing IX, Oct. 1996, pp. 273-282.
24. L. Benini, L. Macchiarulo, A. Macii, E. Macii, and M. Poncino, "From architecture to layout: Partitioned memory synthesis for embedded systems-on-chip," in Proc. Design Automation Conf, June 2001, pp. 784-789.
25. P. Slock, S. Wuytack, F. Catthoor, and G. de Jong, "Fast and extensive system-level memory exploration for ATM applications," in Proc. Int. Symp. System-level Synthesis, Sept. 1997, pp. 74-81.
26. Y. Zhao and S. Malik, "Exact memory size estimation for array computations," IEEE Trans. VLSI Systems, vol. 8, no. 5, pp. 517-521, Oct 2000.
27. P. G. Kjeldsberg, F. Catthoor, and E. J. Aas, "Data dependency size estimation for use in memory optimization," IEEE Trans. Computer-Aided Design, vol. 22, no. 7, pp. 908-921, July 2003.
28. C. Huang, S. Ravi, A. Raghunathan, and N. K. Jha, "Synthesis of heterogeneous distributed architectures for memory-intensive applications," in Proc. Int. Conf. Computer-Aided Design, Nov. 2003, pp. 46-53.
29. R. Sedgewick, Algorithms in C, Parts 1-4: Fundamentals, Data Structures, Sorting, Searching (Third Edition), Addison-Wesley Publishing Company, Boston, MA, 1997.
30. TSMC 0.13μm Process (CL013G) High-Speed Single-Port Synchronous SRAM (SRAM-SP-HS) Generator User Manual, http://www.artisan.com.
31. K. Wakabayashi, "C-based synthesis experiences with a behavior synthesizer, 'Cyber'," in Proc. Design Automation & Test Europe Conf., Mar. 1999, pp. 390-393.
32. SYNOPSYS Design Compiler, VSS and Cyclone User Manual, http://www.synopsys.com.
33. Sequence Design Power Tools 2000.4 User's Guide, http://www. sequencedesign.com.
34. Cadence Openbook SE 5.3, IC 4.4.5 and LVD 3.0, http://www.cadence.com.
35. D. E. Goldberg, Genetic Algorithms in Search, Optimization, and Machine Learning, Addison-Wesley Publishing Company, Reading, MA, 1989.