Data dependency size estimation for use in memory optimization

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Volumn 22, Issue 7, 2003, Pages 908-921

  Kjeldsberg, Per Gunnar ^a   Catthoor, Francky ^b,c   Aas, Einar J ^a  

^a NORWEGIAN UNIVERSITY OF SCIENCE AND TECHNOLOGY   (Norway)

^b IMEC   (Belgium)

^c UNIVERSITY OF LEUVEN   (Belgium)

Author keywords

Estimation; Memory; System level design

Indexed keywords

ALGORITHMS; COMPUTER AIDED DESIGN; DATA STORAGE EQUIPMENT; ELECTRIC NETWORK ANALYSIS; ESTIMATION; ITERATIVE METHODS; OPTIMIZATION; SYSTEMS ANALYSIS;

DATA DEPENDENCY; MEMORY OPTIMIZATION; SYSTEM LEVEL DESIGN;

INTEGRATED CIRCUIT LAYOUT;

EID: 0038105324     PISSN: 02780070     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCAD.2003.814257     Document Type: Article

References (52)

1. Atomium Available: http://www.imec.be/atomium/ [Online]
2. The International Technology Roadmap for Semiconductors Web Site Available: http://public.itrs.net/ [Online]
3. MATLAB, The Language of Technical Computing, Using MATLAB Version 5. Natick, MA: Math Works, 1999.
4. F. Balasa, F. Catthoor, and H. De Man, "Background memory area estimation for multi-dimensional signal processing systems," IEEE Trans. VLSI Syst., vol. 3, pp. 157-172, June 1995.
5. U. Banerjee, Dependence Analysis for Supercomputing. Norwell, MA: Kluwer, 1988.
6. J. Bormans, K. Denolf, S. Wuytack, L. Nachtergaele, and I. Bolsens, "Integrating system-level low power methodologies into a real-life design flow," in Proc. IEEE Workshop Power Timing Modeling, Optimization, Simulation, Kos, Greece, Oct. 1999, pp. 19-28.
7. E. Brockmeyer, L. Nachtergaele, F. Catthoor, J. Bormans, and H. De Man, "Low power memory storage and transfer organization for the MPEG-4 full pel motion estimation on a multi media processor," IEEE Trans. Multimedia, vol. 1, pp. 202-216, June 1999.
8. F. Catthoor, S. Wuytack, E. De Greef, F. Balasa, L. Nachtergaele, and A. Vandecappelle, Custom Memory Management Methodolog-Exploration of Memory Organization for Embedded Multimedia System Design. Norwell, MA: Kluwer, 1998.
9. F. Catthoor, K. Danckaert, C. Kulkarni, E. Brockmeyer, P. G. Kjeldsberg, T. Van Achteren, and T. Omnes, Data Access and Storage Management for Embedded Programmable Processors. Norwell, MA: Kluwer, 2002.
10. C. Chakrabarti, "Cache design and exploration for low power embedded systems," in Proc. Int. Conf. Performance, Comput., Commun., 2001, pp. 135-139.
11. K. Danckaert, F. Catthoor, and H. De Man, "A preprocessing step for global loop transformations for data transfer and storage optimization," in Proc. Int. Conf. Compilers, Arch. Synth. Embedded Syst., San Jose, CA, Nov. 2000, pp. 34-40.
12. ____, "A loop transformation approach for combined parallelization and data transfer and storage optimization," in Proc. ACM Conf. Par. Dist. Proc. Techniques Applicat., Las Vegas, NV, June 2000, pp. 2591-2597.
13. K. Danckaert, "Loop Transformations for Data Transfer and Storage Reduction on Multiprocessor Systems," Doctoral dissertation, ESAT/EE Dept., Katholieke Universiteit Leuven, Leuven, Belgium, May 2001.
14. E. De Greef, "Storage Size Reduction for Multimedia Applications," Doctoral dissertation, ESAT/EE Dept., Katholieke Universiteit Leuven, Leuven, Belgium, Jan. 1998.
15. E. De Greef, F. Catthoor, and H. De Man, "Array placement for storage size reduction in embedded multimedia systems," in Proc. Int. Conf. Applic.-Specific Array Processors, Zurich, Switzerland, July 1997, pp. 66-75.
16. P. Feautrier, "Dataflow analysis of array and scalar references," Int. J. Parallel Program., vol. 20, no. 1, pp. 23-53, 1991.
17. D. Gajski, F. Vahid, S. Narayan, and J. Gong, Specification and Design of Embedded Systems. Englewood Cliffs, NJ: Prentice-Hall, 1994.
18. C. H. Gebotys and M. I. Elmasry, "Simultaneous scheduling and allocation for cost constrained optimal architectural synthesis," in Proc. 28th ACM/IEEE Design Automation Conf., San Jose, CA, Nov. 1991, pp. 2-7.
19. R. Gonzalez and M. Horowitz, "Energy dissipation in general-purpose microprocessors," IEEE J. Solid-State Circuits, vol. SC-31, pp. 1277-1283, Sept. 1996.
20. P. Grun, F. Balasa, and N. Dutt, "Memory size estimation for multimedia applications," in Proc. ACM/IEEE Workshop Hardware/Software Co-Design (Codes), Seattle, WA, Mar. 1998, pp. 145-149.
21. K.-W. Kim, K.-H. Baek, N. Shanbhag, C. L. Liu, and S.-M. Kang, "Coupling-driven signal encoding scheme for low-power interface design," in Proc. IEEE Int. Conf. Computer-Aided Design, San Jose, CA, Nov. 2000, pp. 318-321.
22. D. Kirovski, C. Lee, M. Potkonjak, and W. H. Mangione-Smith, "Application-driven synthesis of memory-intensive systems-on-chip," IEEE Trans. Computer-Aided Design, vol. CAD-18, pp. 1316-1326, Sept. 1999.
23. P. G. Kjeldsberg, F. Catthoor, and E. J. Aas, "Storage requirement estimation for data-intensive applications with partially fixed execution ordering," in Proc. ACM/IEEE Workshop Hardware/Software Co-Design (Codes), San Diego, CA, May 2000, pp. 56-60.
24. ____, "Application of high-level memory size estimation for guidance of loop transformations in multimedia design," in Proc. Nordic Signal Proc. Symp., Norrkvping, Sweden, June 2000, pp. 371-374.
25. ____, "Automated data dependency size estimation with a partially fixed execution ordering," in Proc. IEEE Int. Conf. Computer-Aided Design, Santa Clara, CA, Nov. 2000, pp. 44-50.
26. ____, "Detection of partially simultaneously alive signals in storage requirement estimation for data-intensive applications," in Proc. 38th ACM/IEEE Design Automation Conf., Las Vegas, NV, June 2001, pp. 365-370.
27. P. G. Kjeldsberg, "Storage Requirement Estimation and Optimization for Data-Intensive Applications," Doctoral dissertation, Norwegian Univ. of Sci. Technol., Trondheim, Norway, Mar. 2001.
28. D. Kulkarni and M. Stumm, "Loop and Data Transformations: A Tutorial," Comput. Syst. Res. Inst., Univ. Toronto, Toronto, Canada, Tech. Rep. CSRI-337, June 1993.
29. F. J. Kurdahi and A. C. Parker, "REAL: A program for register allocation," in Proc. 24th ACM/IEEE Design Automation Conf., Miami, FL, June 1987, pp. 210-215.
30. V. Lefebvre and P. Feautrier, "Optimizing storage size for static control programs in automatic parallelizers," in Proc. EuroPar Conf., Passau, Germany, Aug. 1997.
31. C. Mead and L. Conway, Introduction to VLSI Systems. Reading, MA: Addison-Wesley, 1980.
32. R. Gonzalez and M. Horowitz, "Energy dissipation in general-purpose microprocessors," IEEE J. Solid-State Circuits, vol. SC-31, pp. 1277-1283, Sept. 1996.
33. M. Moonen, P. Van Dooren, and J. Vandewalle, "An SVD updating algorithm for subspace tracking," SIAM J. Matrix Anal. Appl., vol. 13, no. 4, pp. 1015-1038, 1992.
34. The ISO/IEC Moving Picture Experts Group Home Page Available: http://www.cselt.it/mpeg [Online]
35. S. Y. Ohm, F. J. Kurdahi, and N. Dutt, "Comprehensive lower bound estimation from behavioral descriptions," in Proc. IEEE/ACM Int. Conf. Computer-Aided Design, 1994, pp. 182-187.
36. P. R. Panda, N. D. Dutt, and A. Nicolau, "Local memory exploration and optimization in embedded systems," IEEE Trans. Computer-Aided Design, vol. CAD-18, pp. 3-13, Jan. 1999.
37. P. R. Panda, F. Catthoor, N. D. Dutt, K. Danckaert, E. Brockmeyer, C. Kulkarni, A. Vandercappelle, and P. G. KJeldsberg, "Data and memory optimization techniques for embedded systems," ACM Trans. Design Automation Electron. Syst., vol. 6, no. 2, pp. 149-206, 2001.
38. D. Patterson, T. Anderson, N. Cardwell, R. Fromm, K. Keeton, C. Kozyrakis, R. Thomas, and K. Yelick, "A case for intelligent RAM," IEEE Micro, vol. 17, pp. 34-44, Mar.-Apr. 1997.
39. P. G. Paulin and J. P. Knight, "Force-directed scheduling for the behavioral synthesis of ASICs," IEEE Trans. Computer-Aided Design, vol. 8, pp. 661-679, June 1989.
40. W. Pugh and D. Wonnacott, "An exact method for analysis of value-based array data dependences," in Proc. 6th Int. Workshop Lang. Compilers Parallel Comput., Portland, OR, Aug. 1993, pp. 546-566.
41. F. Quillere and S. Rajopadhye, "Optimizing memory usage in the polyhedral model," ACM Trans. Program. Lang. Syst., vol. 22, no. 5, pp. 773-815, 2000.
42. J. Ramanujam, J. Hong, M. Kandemir, and A. Narayan, "Reducing memory requirements of nested loops for embedded systems," in Proc. 38th ACM/IEEE Design Automation Conf., Las Vegas, NV, June 2001, pp. 359-364.
43. K. H. Rosen, Discrete Mathematics and Its Applications, 3rd ed. New York: McGraw-Hill, 1995.
44. W. Shang, E. Hodzic, and Z. Chen, "On uniformization of affine dependence algorithms," IEEE Trans. Comput., vol. 45, pp. 827-839, July 1996.
45. T. Sikora, "The MPEG-4 video standard verification model," IEEE Trans. Circuits Syst. Video Technol., vol. 7, pp. 19-31, Feb. 1997.
46. "Special issue on system level design," IEEE Trans. VLSI Syst., vol. 9, Dec. 2001.
47. P. P. Sotiriadis and A. Chandrakasan, "Bus energy minimization by transition pattern coding (TPC) in deep sub-micron technologies," in Proc. IEEE Int. Conf. Computer-Aided Design, San Jose, CA, Nov. 2000, pp. 322-327.
48. C.-J. Tseng and D. Siewiorek, "Automated synthesis of data paths in digital systems," IEEE Trans. Computer-Aided Design, vol. CAD-5, pp. 379-395, July 1986.
49. I. Verbauwhede, C. Scheers, and J. Rabaey, "Memory estimation for high-level synthesis," in Proc. 31st ACM/IEEE Design Automation Conf., San Diego, CA, June 1994, pp. 143-148.
50. I. Verbauwhede, F. Catthoor, J. Vandewalle, and H. De Man, "Background memory management for the synthesis of algebraic algorithms on multi-processor DSP chips," in Proc. Int. Conf. VLSI, Munich, Germany, Aug. 1989, pp. 209-218.
51. S. Wuytack, J. P. Diguet, F. Catthoor, and H. De Man, "Formalized methodology for data reuse exploration for low-power hierarchical memory mappings," IEEE Trans. VLSI Syst., vol. 6, pp. 529-537, Dec. 1998.
52. Y. Zhao and S. Malik, "Exact memory size estimation for array computation without loop unrolling," in Proc. 36th ACM/IEEE Design Automation Conf., New Orleans, LA, June 1999, pp. 811-816.