Approaches to run-time and standby mode leakage reduction in global buses

Proceedings of the 2004 International Symposium on Lower Power Electronics and Design, ISLPED'04

Volumn , Issue , 2004, Pages 188-193

  Rao, Rahul ^a   Agarwal, Kanak ^a   Sylvester, Dennis ^a   Brown, Richard ^a   Nowka, Kevin ^b   Nassif, Sani ^b  

^a University of Michigan   (United States)

^b IBM   (United States)

Author keywords

Leakage; MTCMOS; Pulsed buses; Repeaters

Indexed keywords

BUSES; CMOS INTEGRATED CIRCUITS; ENERGY UTILIZATION; STANDBY POWER SYSTEMS; TELECOMMUNICATION REPEATERS; THRESHOLD VOLTAGE; TRANSISTORS;

LEAKAGE; MTCMOS; PERFORMANCE DEGRADATION; PULSED BUSES;

LEAKAGE CURRENTS;

EID: 16244401643     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1013235.1013285     Document Type: Conference Paper

References (24)

1. International Technology Roadmap for Semiconductors, http://public.itrs.net/Files/2001ITRS/Home.htm, 2001.
2. D. Sylvester and K. Keutzer, "Getting to the bottom of deep-submicron II: the global wiring paradigm," ISPD, pp. 193-200, 1999.
3. J. Cong, "Challenges and opportunities for design innovations in nanometer technologies," SRC working papers, http://www.src.org/prg_mgmt/frontier.dgw, 1997.
4. V. Adler and E. Friedman, "Repeater design to reduce delay and power in resistive interconnect," IEEE Trans. On Circuits and Systems II, vol. 45, pp. 607-618, 1998.
5. K. Bernstein, et.al, "Design and CAD challenges in sub-90nm CMOS technologies," ICCAD, pp. 129-136, 2003.
6. P. Saxena, et.al, "The scaling challenge: can correct-by-construction design help ?," ISPD, pp. 51-58, 2003.
7. A. Nalamalpu and W. Burleson, "A practical approach to DSM repeater insertion: satisfying delay constraints while minimizing area and power," 14th IEEE Intl. ASIC/SOC Conf., pp. 152-156, 2001.
8. H. Kaul and D. Sylvester, "Transition-aware global signaling (TAGS)," ISQED, pp. 53-59, 2002.
9. K. Banerjee and A. Mehrotra, "A power-optimal repeater insertion methodology for global interconnections in nanometer designs," IEEE Trans. On Electron Devices, vol. 49, no. 11, pp. 2001-2007, 2002.
10. S. Mutoh, et.al, "A 1-V power supply high-speed digital circuit technology with multi-threshold voltage CMOS," IEEE JSSC, vol. 30, no. 8, pp. 847-845, 1995.
11. Y. Ye, S. Borkar and V. De, "A new techniques for standby leakage reduction in high-performance circuits," Symp. on VLSI Circuits, pp. 40-41, 1998.
12. D. Duarte, "Evaluating run-time techniques for leakage power reduction," 15th Intl. Conf. on VLSI Design, pp. 31-38, 2002.
13. B. Chatterjee, et.al, "Effectiveness and scaling trends of leakage control techniques for sub-130nm CMOS technologies," Intl. Symp. on Low Power Design, pp. 122-127, 2003.
14. J. Halter and F. Najm, "A gate-level leakage power reduction method for ultra-low-power CMOS circuits," CICC, pp. 475-478, 1997.
15. M. Johnson, D. Somasekhar and K. Roy, "Leakage control with efficient use of transistor stacks in single threshold CMOS" Design Automation Conference, pp. 442-445, 1999.
16. T. Kuroda, et.al, "A 0.9V, 150-MHz, 10-mW, 4mm2, 2-D Discrete Cosine Tranform Core Processor with variable threshold-voltage (VT) scheme,"IEEE JSSC, vol.31, no. 11, pp. 1770-1779, 1996.
17. L. Wei, et.al, "Design and optimization of dual-threshold circuits for low-voltage low-power applications, IEEE Trans. on VLSI Systems, vol.7, no. 1, pp. 16-24, 1999.
18. N. Sirisantana, W. Lei, and K. Roy, "High-performance low-power CMOS circuits using multiple channel length and multiple oxide thickness," ICCD, pp. 227-232, 2000.
19. F. Assaderaghi, et.al, "Dynamic threshold-voltage MOS (DTMOS) for ultra-low voltage VLSI," IEEE Trans. on Electron Devices, vol. 44, no. 3, pp. 414-422, 1997.
20. K. Das, et.al, "New optimal design strategies and analysis of Ultra-Low leakage circuits for nano-scale soi technology," ISLPED, pp. 168-171, 2003.
21. R. Rao, et.al, "Circuit techniques for gate and sub-threshold leakage minimization in future CMOS technologies," ESSCIRC, pp. 313-316, 2003.
22. M. Khellal, et.al, "Static pulsed buses for on-chip interconnects," Symp. on VLSI Circuits, pp. 78-79, 2002.
23. L. Cotten, AFIPS Proc. Spring Joint Comp. Conf, vol. 34, pp. 581-586, 1969.
24. M. Khare, et.al, IEEE IEDM, pp. 407-410, 2002.