Enhanced phase noise modeling of fractional-N frequency synthesizers

IEEE Transactions on Circuits and Systems I: Regular Papers

Volumn 52, Issue 2, 2005, Pages 379-395

  Arora, Himanshu ^a   Klemmer, Nikolaus ^b   Morizio, James C ^a   Wolf, Patrick D ^c  

^a DUKE UNIVERSITY   (United States)

^b ANALOG DEVICES INC   (United States)

^c Duke University   (United States)

Author keywords

Charge pump (CP); Delta sigma; Dynamic mismatch; Dynamic mismatch corner frequency; Flicker noise; Flicker noise corner frequency; Fractional N frequency synthesizer (Frac N); Frequency synthesizer; Gain mismatch; Gain mismatch corner frequency; Phase frequency detector (PFD); Phase noise; Reset delay mismatch; Rms phase error; Spurs; Thermal noise; Voltage controlled oscillator (VCO)

Indexed keywords

COMPUTER SIMULATION; DELTA SIGMA MODULATION; ELECTRIC FILTERS; MATHEMATICAL MODELS; THERMAL NOISE; TRANSMITTERS; VARIABLE FREQUENCY OSCILLATORS; Z TRANSFORMS;

CHARGE PUMP (CP); DELTA-SIGMA DYNAMIC MISMATCH; DYNAMIC MISMATCH CORNER FREQUENCY; FLICKER NOISE; FLICKER NOISE CORNER FREQUENCY; FRACTIONAL-N FREQUENCY SYNTHESIZER (FRAC-N); GAIN MISMATCH; GAIN MISMATCH CORNER FREQUENCY; PHASE FREQUENCY DETECTOR (PFD); PHASE NOISE;

FREQUENCY SYNTHESIZERS;

EID: 14644414820     PISSN: 10577122     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCSI.2004.841594     Document Type: Article

References (27)

1. B. De Muer and M. S. J. Steyaert, "A CMOS monolithic Δ∑-controlled fractional-N frequency synthesizer for DCS-1800," IEEE J. Solid-State Circuits, vol. 37, no. 7, pp. 835-844, Jul. 2002.
2. B. de Muer and M. S. J. Steyaert "On the analysis of Δ∑ fractional-N frequency synthesizers for high-spectral purity," IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 50, no. 11, pp. 793-784. Nov. 2003.
3. B. De Muer, N. Itoh. M. Borremans, and M. Steyaert, "A 1.8 GHz highly-tunable low-phase-noise CMOS VCO," in Proc. IEEE Custom Integrated Circuits Conf., 2000, pp. 585-588.
4. B. De Muer and M. Steyaert, CMOS Fractional-N Synthesizers Design for High Spectral Purity and Monolithic Integration. Norwell, MA: Kluwer, 2003.
5. K. Shu, E. Sanchez-Sinencio, J. Silva-Martinez, and S. H. K. Embabi, "A 2.4-GHz monolithic fractional-N frequency synthesizer with robust phase-switching prescalar and loop capacitance multiplier," IEEE J. Solid-State Circuits, vol. 38. no. 6, pp. 866-874, Jun. 2003.
6. W. Rhee, B.-S. Song, and A. Ali, "A 1.1-GHz CMOS fractional-N frequency synthesizer with a 3-b third-order Δ - ∑ modulator," IEEE J. Solid-State Circuits, vol. 35, no. 10. pp. 1453-1460, Aug. 2000.
7. J. Candy and G. Temes, Oversampling Delta-Sigma Data Converters. New York: IEEE Press, 1992.
8. M. H. Perrott. M. D. Trott. and C. G. Sodini, "A modeling approach for Δ - ∑ fractional-N frequency synthesizers allowing straightfor- ward noise analysis," IEEE J. Solid-State Circuits, vol. 37, no. 8, pp. 1028-1038, Aug. 2002. M.H. Perrott. M. D. Trott. Sodini C.G.
9. M. H. Perrott, "Fast and accurate behavioral simulation of fractional-N frequency synthesizers and other PLL/DLL circuits," in Proc. 39th Design Automation Conf., Jun. 10-14, 2002, pp. 498-503.
10. T. A. D. Riley, N. M. Filiol, Q. Du, and J. Kostamovaara, "Techniques for in-band phase noise reduction in Δ_s synthesizers," IEEE Trans. Circuits Syst. II, Analog Digit. Signal Procemss., vol. 50, no. 11, pp. 794-803, Nov. 2003.
11. M. Hinz, I. Konenkamp, and E.-H. Horneber, "Behavioral modeling and simulation of phase-locked loops for RF front ends," in Proc. 43rd IEEE Midwest Symp. Circuits Syst., vol. 1, Aug. 2000, pp. 194-197.
12. M. O'Leary, "Practical approach augurs PLL noise in RF synthesizers," Microwaves RF, pp. 185-194, Sep. 1987.
13. P. V. Brennan, "Phase/frequency detector phase noise contribution in PLL frequency synthesizer," Electron. Lett., vol. 37, no. 15, pp. 939-940, 2001.
14. Understanding phase noise from digital components in PLL frequency synthesizers, P. White. (2000, Dec.). [Online]. Available: www.radio-lab.com, au
15. T. H. Lee and A. Hajimiri. "Oscillator phase noise: A tutorial," IEEE J. Solid-State Circuits, vol. 35, no. 3, pp. 373-380, Mar. 2000.
16. U. L. Rhode,"Noise and spurious response of loops," in Microwave and Wireless Synthesizers. New York: Wiley, 1987, pp. 86-90.
17. Frequency Synthesizer Design Handbook, Artech, Norwood, MA, 1994, pp. 59-61, J. A. Crawford.
18. D. B. Leeson, "A simple model of feedback oscillator noise spectrum," Proc. IEEE, vol. 54, no. 2, pp. 329-330, Feb. 1966.
19. E. Hegazi, H. Sjoland, and A. A. Abidi, "A filtering technique to lower LC oscillator phase noise," IEEE J. Solid-State Circuits, vol. 36, no. 12, pp. 1921-1930, Dec. 2001.
20. E. Hegazi and A. A. Abidi, "A 17-mW transmitter and frequency synthesizer for 900-MHz GSM fully integrated in 0.35-/spl-tμm CMOS," IEEE J. Solid-State Circuits, vol. 38, no. 5, pp. 782-792, May 2003.
21. B. Miller and B. Conley, "A multiple modulator fractional divider," in Proc. 44th Ann. Symp. Freq. Contr., May 1990, pp. 559-568.
22. B. Miller and R. J. Conley, "A multiple modulator fractional divider," IEEE Trans. Instrum. Meas., vol. 40, no. 3, pp. 578-583, Jun. 1991.
23. M. H. Perrott, T. L. Tewksbury III, and C. G. Sodini, "A 27-mW CMOS fractional-N synthesizer using digital compensation for 2.5-Mb/s GFSK modulation" IEEE J. Solid-State Circuits, vol. 32, no. 12, pp. 2048-2060, Dec. 1997.
24. D. Rosemarin, (1999, Feb.) Accurately compute PLL charge-pump filter parameters, Microwaves RF J. [Online], pp. 89-94. Available: www.mwrf.com
25. D. Banerjee, (1998) PLL performance, simulation, and design. National Semiconductor [Online]. Available: www.national.com
26. F. G. Stremler. Introduction to Communication Systems, 3rd ed. Reading, MA: Addison Wesley, 1992.
27. S. Pamarti, L. Jansson, and I. Galton, "A wideband 2.4-GHz delta-sigma fractional-N PLL with 1-Mb/s in-loop modulation," IEEEJ. Solid-State Circuits, pp. 49-62, Jan. 2004.