Realizing high-voltage thin film lateral bipolar transistors on SOI with a collector-tub

Microelectronics International: An International Journal

Volumn 22, Issue 1, 2005, Pages 3-9

  Deb Roy, Sukhendu ^a   Jagadesh Kumar, M ^a  

^a INDIAN INSTITUTE OF TECHNOLOGY DELHI   (India)

Author keywords

Bipolar transistors; Breakdown voltage; Simulation

Indexed keywords

EID: 13844299218     PISSN: 13565362     EISSN: None     Source Type: Journal    
DOI: 10.1108/13565360510575486     Document Type: Article

References (32)

1. Amaratunga, G. and Udrea, G. (2001), “Power devices for high voltage integrated circuits: new device and technology concepts”, Proceedings of the Semiconductor Conference, 9-13 October 2001, Vol. 2, pp. 441-448.
2. Arborg, T. and Litwin, A. (1995), “Analysis of new high-voltage bipolar silicon-on-insulator with fully depleted collector”, IEEE Transactions on Electron Devices, Vol. 42 No. 1, pp. 172-177.
3. Athena User's Manual (2000), Silvaco International, Santa Clara, CA.
4. Atlas User's Manual (2000), Silvaco International, Santa Clara, CA.
5. Baliga, B.J. (1991), “An overview of smart power technology”, IEEE Transactions on Electron Devices, Vol. 38 No. 7, pp. 1568-1575.
6. Banna, S.R., Chan, P.C.H. and Lau, J. (1997), “On buried oxide effects in SOI lateral bipolar transistors”, IEEE Transactions on Electron Devices, Vol. 44 No. 1, pp. 139-143.
7. Edholm, B., Olsson, J. and Sodebarg, A. (1993), “A self-aligned lateral bipolar transistor realized on SIMOX-Material”, IEEE Transactions on Electron Devices, Vol. 40 No. 12, pp. 2359-2360.
8. Garner, D.M., Udrea, F., Latin, H.T., Ensell, G., Popescu, A.E., Sheng, K. and Milne, W.I. (2001), “Silicon-on-insulator power integrated circuits”, Microelectronics Journal, Vol. 32, pp. 517-526.
9. Gomez, R., Basir, R. and Neudeck, G.W. (2000), “On the design and fabrication of novel lateral bipolar transistor in a deep-submicron technology”, Microelectronics Journal, Vol. 31, pp. 199-205.
10. Huang, Y.S. and Baliga, B.J. (1991), “Extension of resurf principle to dielectrically isolated power devices”, Proceedings of the 3rd International Symposium on Power Semiconductor Devices and ICs, pp. 27-30.
11. Jaume, D., Charitat, G., Reynes, J.M. and Rossel, P. (1991), “High-voltage planar devices using field plate and semi-resistive layers”, IEEE Transactions on Electron Devices, Vol. 38 No. 7, pp. 1478-1483.
12. Kim, J., Matsumoto, S., Sakai, T. and Yachi, T. (1994), “Breakdown voltage improvement for thin-film SOI power MOSFETS by buried oxide step structure”, IEEE Electron Device Letters, Vol. 15 No. 5, pp. 148-150.
13. Kumar, M.J. and Roulston, D.J. (1994), “Optimum collector EPI-thickness of advanced bipolar transistor for high speed and high current operation”, Solid State Electronics, Vol. 37 No. 11, pp. 1885-1887.
14. Lai, T.M.L., Sin, J.K.O., Wong, M., Poon, V.M.C. and Ko, P.K. (1995), “Implemention of linear doping profiles for high voltage thin-film SOI devices”, Proceedings of the 7th International Symposium on Power Semiconductor Devices and ICs, pp. 315-320.
15. Lu, Q., Ratnam, P. and Salama, C.A. (1992), “Novel high voltage silicon-on-insulator MOSFETS”, Solid-state Electronics, Vol. 35 No. 12, pp. 1745-1750.
16. Ludikhuize, W. (2000), “A review of RESURF technology”, Proceedings of the 12th International Symposium on Power Semiconductor Devices and ICs, pp. 11-18.
17. Luo, J. Cao, G., Ekkanath, S.N., Madathil and de Souza, M.M. (2003), “A high performance RF LDMOSFET in thin film SOI technology with step drift profile”, Solid State Electronics, Vol. 47, pp. 1937-1941.
18. Matsudai, T. and Nakagawa, A. (1992), “Simulation of a 700 V high-voltage device structures on a thin SOI”, Proceedings of the 4th International Symposium on Power Semiconductor Devices and ICs, pp. 272-277.
19. Merchant, S., Arnold, E., Baumgart, H., Mukherjee, S., Pein, H. and Pinker, R. (1991), “Realization of high breakdown voltage (>700 V) in thin SOI devices”, Proceedings of the 3rd International Symposium on Power Semiconductor Devices and ICs, pp. 31-35.
20. Nagata, M., Koike, Y., Okada, S. and Shigeta, M. (1992), “A planer 2,500 V 0.3A bipolar transistor for high voltage control circuit”, Proceedings of the 4th International Symposium on Power Semiconductor Devices and ICs, pp. 333-338.
21. Nakagawa, Yasuhara, N. and Baba, Y. (1991), “Breakdown voltage enhancement for devices on thin film silicon layer/silicon dioxide film”, IEEE Transactions on Electron Devices, Vol. 38 No. 7, pp. 1650-1654.
22. O'Neil, V.P. and Alonas, P.G. (1979), “Relation between oxide thickness and the breakdown voltage of a planer junction with field relief electrode”, IEEE Transactions on Electron Devices, Vol. 26 No. 7, pp. 1098-1100.
23. Parke, S.A. and Hu, C. (1993), “A high-performance lateral bipolar transistor fabricated on SIMOX”, IEEE Electron Device Letters, Vol. 14 No. 1, pp. 33-35.
24. Roig, J., Flores, D., Rebollo, J., Hidalgo, S. and Millan, J. (2004), “A 200 V silicon-on-sapphire LDMOS structure with a step oxide extended plates”, Solid State Electronics, Vol. 48, pp. 245-252.
25. Roulston, D.J., Arora, N.D. and Chamberlain, S.G. (1982), “Modeling and measurement of minority-carrier life time versus doping in diffused layer of n+p silicon diodes”, IEEE Transactions on Electron Devices, Vol. 29, pp. 284-291.
26. Ryter, R., Zingg, R. and Fichtner, W. (1996), “Optimizing high voltage bipolar transistors in a smart-power complementary BiCMOS technology”, Solid State Electronics, Vol. 39 No. 8, pp. 1185-1191.
27. Shahidi, G.G., Tang, D.D., Davari, B., Taur, Y., Mcfarland, P., Jenkins, K., Danner, D., Rodriguez, M., Megdanis, A., Petrillo, E., Polcari, M. and Ning, T.H. (1991), “A novel high-performance lateral bipolar on SOI”, IEDM Technology Digest, pp. 663-666.
28. Shino, T., Inoh, K., Yamada, T., Nii, H., Kawanaka, S., Fuse, T., Yoshimi, M., Katsumata, Y., Watanabe, S. and Matsunaga, J. (1998), “A 31 GHz fmax lateral BJT on SOI using self aligned external base formation technology”, IEDM Technology Digest, pp. 953-956.
29. Sunkavalli, R., Tamba, A. and Baliga, B.J. (1995), “Step drift doping profile for high voltage DI lateral power devices”, Proceedings of the IEEE International SOI Conference, pp. 139-140.
30. Vestling, L., Olsson, J. and Eklund, K.H. (2002), “Drift region optimization of lateral RESURF devices”, Solid State Electronics, Vol. 46, pp. 1177-1184.
31. Wondark, W., Held, R., Stein, E. and Korec, J. (1992), “A new concept for high-voltage SOI devices”, Proceedings of the 4th International Symposium on Power Semiconductor Devices and ICs, pp. 278-281.
32. Zhang, S., Sin, J.K.O., Lai, T.M.L. and Ko, P.K. (1999), “Numerical modeling of linear doping profiles for high-voltage thin-film SOI devices”, IEEE Transactions on Electron Devices, Vol. 46 No. 5, pp. 1036-1041.