|
Volumn 39, Issue 8, 1996, Pages 1185-1191
|
Optimizing high voltage bipolar transistors in a smart-power complementary BiCMOS technology
a a a |
Author keywords
[No Author keywords available]
|
Indexed keywords
COLLECTOR BASE DEPLETION REGION;
HIGH VOLTAGE BIPOLAR TRANSISTORS;
IMPACT IONIZATION;
TRANSISTOR GAIN;
BIPOLAR INTEGRATED CIRCUITS;
CMOS INTEGRATED CIRCUITS;
COMPUTER SIMULATION;
ELECTRIC BREAKDOWN;
ELECTRIC VARIABLES MEASUREMENT;
INTEGRATED CIRCUIT LAYOUT;
MATHEMATICAL MODELS;
OPTIMIZATION;
SEMICONDUCTOR DEVICE STRUCTURES;
SEMICONDUCTOR DOPING;
BIPOLAR TRANSISTORS;
|
EID: 0030216554
PISSN: 00381101
EISSN: None
Source Type: Journal
DOI: 10.1016/0038-1101(95)00416-5 Document Type: Review |
Times cited : (3)
|
References (21)
|