-
1
-
-
0036444572
-
Scan-Based Transition Fault Testing - Implementation and Low Cost Test Challenges
-
J. Saxena, et.al., "Scan-Based Transition Fault Testing - Implementation and Low Cost Test Challenges", in Proc. Int. Test Conf., Oct. 2002, pp. 1120-1129.
-
Proc. Int. Test Conf., Oct. 2002
, pp. 1120-1129
-
-
Saxena, J.1
-
2
-
-
0011880705
-
On Electrical Fault Diagnosis in Full-Scan Circuits
-
C. Hora, W. Beverloo, M. Lousberg and R. Segers, "On Electrical Fault Diagnosis in Full-Scan Circuits", in Proc. Int. Workshop on Defect Based Testing, 2001, pp. 17-22.
-
Proc. Int. Workshop on Defect Based Testing, 2001
, pp. 17-22
-
-
Hora, C.1
Beverloo, W.2
Lousberg, M.3
Segers, R.4
-
3
-
-
0035014243
-
On Diagnosing Path Delay Faults in an At-Speed Environment
-
R. C. Tekumalla, S. Venkataraman, J. Ghosh-Dastidar,"On Diagnosing Path Delay Faults in an At-Speed Environment", in Proc. VLSI Test Symposium, 2001, pp. 28-33.
-
Proc. VLSI Test Symposium, 2001
, pp. 28-33
-
-
Tekumalla, R.C.1
Venkataraman, S.2
Ghosh-Dastidar, J.3
-
4
-
-
0035273034
-
Path Delay Fault Diagnosis and Coverage - A Metric and an Estimation Technique
-
March
-
M. Sivaraman and A. J. Strojwas, "Path Delay Fault Diagnosis and Coverage - A Metric and an Estimation Technique", IEEE Trans. Computer-Aided Design, vol. 20, no. 3, pp. 440-457, March 2001.
-
(2001)
IEEE Trans. Computer-Aided Design
, vol.20
, Issue.3
, pp. 440-457
-
-
Sivaraman, M.1
Strojwas, A.J.2
-
5
-
-
0029213270
-
Diagnostic of Path and Gate Delay Faults in Non-Scan Sequential Circuits
-
P. Girard, C. Landrault, S. Pravossoudovitch and B. Rodriguez,"Diagnostic of Path and Gate Delay Faults in Non-Scan Sequential Circuits", in Proc. VLSI Test Symposium, 1995, pp. 380-386.
-
Proc. VLSI Test Symposium, 1995
, pp. 380-386
-
-
Girard, P.1
Landrault, C.2
Pravossoudovitch, S.3
Rodriguez, B.4
-
6
-
-
0035472653
-
Path Delay Fault Diagnosis in Combinational Circuits With Implicit Fault Enumeration
-
October
-
P. Pant, Y-C. Hsu, S. K. Gupta and A. Chatterjee," Path Delay Fault Diagnosis in Combinational Circuits With Implicit Fault Enumeration", IEEE Trans Computer-Aided Design, vol. 20, no. 10, pp. 1226-1235, October 2001.
-
(2001)
IEEE Trans Computer-Aided Design
, vol.20
, Issue.10
, pp. 1226-1235
-
-
Pant, P.1
Hsu, Y.-C.2
Gupta, S.K.3
Chatterjee, A.4
-
9
-
-
0024053829
-
A Method of Fault Analysis for Test Generation and Fault Diagnosis
-
July
-
H. Cox and J. Rajski, "A Method of Fault Analysis for Test Generation and Fault Diagnosis", IEEE Trans. Computer-Aided Design, vol. 7, no. 7, July 1988, pp. 813-833.
-
(1988)
IEEE Trans. Computer-Aided Design
, vol.7
, Issue.7
, pp. 813-833
-
-
Cox, H.1
Rajski, J.2
-
10
-
-
0141779643
-
A New Reliable Method for Delay-Fault Diagnosis
-
M. L. Flottes, P. Girard, C. Landrault and S. Pravossoudovitch, "A New Reliable Method for Delay-Fault Diagnosis", in Proc. Int. Conf. On VLSI Design, January 1992, pp. 12-16.
-
Proc. Int. Conf. on VLSI Design, January 1992
, pp. 12-16
-
-
Flottes, M.L.1
Girard, P.2
Landrault, C.3
Pravossoudovitch, S.4
-
11
-
-
0026994346
-
A Novel Approach to Delay-Fault Diagnosis
-
P. Girard, C. Landrault and S. Pravossoudovitch, "A Novel Approach to Delay-Fault Diagnosis", in Proc. IEEE Design Automation Conf., 1992, pp. 357-360.
-
Proc. IEEE Design Automation Conf., 1992
, pp. 357-360
-
-
Girard, P.1
Landrault, C.2
Pravossoudovitch, S.3
-
12
-
-
0036443068
-
Finding a Small Set of Longest Testable Paths That Cover Every Gate
-
M. Sharma and J. H. Patel, "Finding a Small Set of Longest Testable Paths That Cover Every Gate", in Proc. Int. Test Conf., October 2002, pp. 974-982.
-
Proc. Int. Test Conf., October 2002
, pp. 974-982
-
-
Sharma, M.1
Patel, J.H.2
-
13
-
-
0035701539
-
On Selecting Testable Paths in Scan Designs
-
Y. Shao, S. M. Reddy, I. Pomeranz and S. Kajihara, "On Selecting Testable Paths in Scan Designs", in IEEE European Test Workshop, 2002, pp. 233-238.
-
IEEE European Test Workshop, 2002
, pp. 233-238
-
-
Shao, Y.1
Reddy, S.M.2
Pomeranz, I.3
Kajihara, S.4
|