Practical instruction set design and compiler retargetability using static resource models

Proceedings -Design, Automation and Test in Europe, DATE

Volumn , Issue , 2002, Pages 1021-1026

  Zhao, Qin ^a   Mesman, Bart ^a,b   Basten, Twan ^a  

^a EINDHOVEN UNIVERSITY OF TECHNOLOGY   (Netherlands)

^b PHILIPS RESEARCH LABORATORIES   (Netherlands)

Author keywords

[No Author keywords available]

Indexed keywords

DESIGN SPACE EXPLORATION; HIGH-LEVEL SYNTHESIS; INSTRUCTION SET DESIGN; LIST SCHEDULING ALGORITHMS; ORTHOGONAL STRUCTURES; PRACTICAL METHOD; SPACE EXPLORATIONS; SYSTEM SYNTHESIS;

APPLICATION PROGRAMS; DESIGN; EXHIBITIONS; PROGRAM PROCESSORS; SPACE RESEARCH; TOOLS;

VERY LONG INSTRUCTION WORD ARCHITECTURE;

EID: 0009656887     PISSN: 15301591     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DATE.2002.998425     Document Type: Conference Paper

References (13)

1. Frontier Design: A-RT Designer Tutorial.
2. ftp://ftp.ifor.math.ethz.ch/pub/fukuda/cdd/.
3. C. Eisenbeis, Flexible Issue Slot Assignment for VLIW Architectures, Proc. of the 4th Int. Workshop on Software and Compilers for Embedded Systems, 1999.
4. C. Liem, T. May and P. Paulin, Instruction-Set Matching and Selection for DSP and ASIP Code Generation, Proc. of the Int. Symp. on System Synthesis, 1994.
5. R. Leupers and P. Marwedel, Instruction Selection for Embedded DSPs with Complex Instructions, Proc. of the Europe Design Automation Conference, 1996.
6. R. Leupers, Retargetable Code Generation for Digital Signal Processors, Kluwer Academic Publishers, 1997.
7. P. Paulin and C. Liem, Embedded systems: Tools and trends, tutorial, European Design and Test Conference, Paris, 1996. IEEE Computer Society Press.
8. B.R. Rau and C.D. Glaeser, Some scheduling techniques and an easiliy schedulable horizontal architecture for high performance scientific computing, Proc. of the 14th Workshop on Microprogramming, 1981.
9. Tensilica Inc., Application Specific Microprocessor Solution (Date Sheet for Xtensa V1), 1998, http://www.tensilica.com/datesheet.pdf.
10. Texas Instruments: TMS320C62xx CPU and Instruction Set Reference Guide, http://www.ti.com/sc/c6x.
11. A. Timmer, M. Strik, J. van Meerbergen and J. Jess, Conflict Modeling and Instruction Scheduling in Code Generation for In-House DSP Cores, Proc. of the 32nd Design Automation Conference, 1995.
12. R. Woudsma, EPICS, A Flexible Approach to Embedded DSP Cores, Proc. of the Int. Conf. on Signal Processing, Application and Technology, 1994.
13. Q. Zhao, T. Basten, B. Mesman, K. van Eijk and J. Jess, Static Resource Models of Instruction Sets, Proc. of the 14th Int. Symp. on System Systnesis, 2001.