Parametric Design for Resin Self-Alignment Capability

IEICE Transactions on Electronics

Volumn E86-C, Issue 10, 2003, Pages 2129-2136

  Kim, Jong Min ^a   Fujimoto, Kozo ^a  

^a OSAKA UNIVERSITY   (Japan)

Author keywords

Joint geometry; MEMS; OE MCMs; Resin; Self alignment; Surface tension

Indexed keywords

MATHEMATICAL MODELS; MICROELECTROMECHANICAL DEVICES; NUMERICAL METHODS; RESINS; SURFACE TENSION;

LIQUID RESINS;

OPTOELECTRONIC DEVICES;

EID: 0242412423     PISSN: 09168524     EISSN: None     Source Type: Journal    
DOI: None     Document Type: Conference Paper

References (26)

1. D.W. Prather, S. Venkataraman, M. Lecompte, F. Kiamilev, J.N. Malt, and G.J. Simonis, "Optoelectronic multichip module integration for chip level optical interconnects," IEEE Photonics Technol. Lett., vol.13, no.10, pp.1112-1114, Oct. 2001.
2. K.W. Oh, C.H. Ahn, and K.P. Roenker, "Flip-chip packaging using micromachined conductive polymer bumps and alignment pedestals for MOEMS," IEEE J. Sel. Top. Quantum. Electron., vol.5, no.1, pp.119-126, 1999.
3. P.G. Harris, "Conductive adhesives: A critical review of progress to date," Soldering & Surface Mount Technology, no.20, pp.19-21, May 1995.
4. K.S. Moon, J. Wu, and C.P. Wong, "Study on self-alignment capability of electrically conductive adhesives (ECAs) for flip-chip application," 2001 Int. Sym. Adv. Pack. Mater., pp.341-346, 2001.
5. K. Fujimoto, J.M. Kim, and S. Nakata, "Self-alignment process using liquid resin for assembly of electronic or optoelectronic devices," IEICE Trans. Electron., vol.E84-C, no.12, pp. 1967-1974, Dec. 2001.
6. J.M. Kim, K. Yasuda, Y.E. Shin, and K. Fujimoto, "3-D highly precise self-alignment process using surface tension of liquid resin material," IEICE Trans. Electron., vol.E85-C, no.7, pp.1491-1498, July 2002.
7. J.M. Kim, K. Yasuda, K. Fujimoto, and S. Nakata, "Highly precise positioning method by pull-up model self-alignment process using liquid surface tension," Quarterly Journal of the JWS, vol.20, no.3, pp.346-354, Aug. 2002.
8. L.S. Goldmann, "Geometric optimization of controlled collapse interconnections," IBM J. Res. Dev., vol.13, no.3, pp.251-265, May 1969.
9. M. Ohshima, R. Satoh, K. Hirota, and I. Ishi, "New microsoldering technology and its application to VLSI," Proc. 1st IEEE CHMT Sym. CHMT Tokyo'84, pp. 165-170, Aug. 1985.
10. R. Satoh, M. Ohshima, K. Hirota, and I. Ishi, "Optimum bonding shape control of micro-solder joint of IC and LSI," J. Jpn. Inst. Metals, vol.51, no.6, pp.553-560, 1987.
11. N.J. Nigro, S.M. Heinrich, A.F. Elkouh, X. Zou, R.A. Fournelle, and P.S. Lee, "Finite element method for predicting equilibrium shapes of solder joints," ASME, J. Elec. Pack., vol.115, no.2, pp.141-146, June 1993.
12. N.J. Nigro, F.J. Zhou, A.F. Elkouh, R.A. Fournelle, S.M. Heinrich, and P.S. Lee, "Parametric finite element method for predicting shapes of three-dimensional solder joints," Adv. Elec. Pack. 1995, vol.1, pp.435-449, 1995.
13. M. Landry, S.K. Patra, and Y.C. Lee, "Experiment and modeling of the self-alignment mechanism in flip-chip soldering," ASME Manuf. Proc. Mate. Chall. Microelec. Pack., AMD-vol.131/EEP-vol.1, pp.49-56, 1991.
14. S.K. Patra, S.S. Sritharan, and Y.C. Lee, "Minimum-energy surface profile of solder joints for non-circular pads," ASME Winter Annual Meet., Anaheim, CA, 1992.
15. W. Lin, S.K. Patra, and Y.C. Lee, "Design of solder joints for self-aligned optoelectronic assemblies," IEEE Trans. CPMT-Part B, vol.18, no.3, pp.543-551, Aug. 1995.
16. S.M. Heinrich, S.A. Schroeder, and P.S. Lee, "Selection of design and process parameters for non-uniform ball grid arrays," Adv. Elec. Pack. 1995, vol.1, no.1, pp.273-288, 1995.
17. S.M. Heinrich, S. Shakya, Y. Wang, P.S. Lee, and S.A. Schroeder, "Improved yield and performance of ball-grid array packages: Design and processing guidelines for uniform and nonuniform arrays," IEEE Trans. CPMT-Part B, vol.19, no.2, pp.310-319, May 1996.
18. G. Subbarayan, "A procedure for automated shape and life prediction in flip-chip and BGA solder joints," ASME, J. Elec. Pack., vol.118, pp.127-133, Sept. 1996.
19. G. Subbarayan and A. Deshpande, "The nature of centroidal locus in misaligned flip-chip solder joints," ASME, J. Elec. Pack., vol.119, no.3, pp.156-162, Sept. 1997.
20. M. Kitano and M. Honda, "Shape prediction of solder bump joint by surface tension analysis and fatigue strength evaluation," Adv. Elec. Pack. 1997, vol.2, pp.1407-1412, 1997.
21. K.-N. Chiang and W.-L. Chen, "Electronic packaging reflow shape prediction for the solder mask defined ball grid array," ASME., J. Elec. Pack., vol.120, no.2, pp.175-178, June 1998.
22. N. van Veen, "Analytical derivation of the self-alignment motion of flip chip soldered components," ASME, J. Elec. Pack., vol.121, no.2, pp.116-121, June 1999.
23. M.A. Verges and M.C. Larson, "Shapes and residual forces of BGA interconnects for optimal design in aerospace applications," Proc. 1999 IEEE Aerospace Conference, vol.2, pp.303-310, 1999.
24. K.A. Brakke, Surface Evolver Manual, Mathematics Department Susquehanna University, 1999.
25. S.K. Patra and Y.C. Lee, "Modeling of self-alignment mechanism in flip-chip soldering-Part II: Multichip solder joints," IEEE 41st Proc. ECTC, pp.783-788, 1991.
26. J. McGroarty, P. Børgensen, B. Yost, and C.Y. Li, "Statistics of solder joint alignment for optoelectronic components," IEEE Trans. CHMT, vol.16, no.5, pp.527-529, Aug. 1993.