Bistable Gated Bipolar Device

IEEE Electron Device Letters

Volumn 24, Issue 10, 2003, Pages 661-663

  Duane, Russell ^a   Mathewson, Alan ^a   Concannon, Ann ^b  

^a UNIVERSITY COLLEGE CORK   (Ireland)

^b NATIONAL SEMICONDUCTOR CORPORATION   (United States)

Author keywords

MOS devices; Negative resistance devices

Indexed keywords

DIFFERENTIATING CIRCUITS; ELECTRIC RESISTANCE; GATES (TRANSISTOR); INTEGRATED CIRCUITS;

NEGATIVE RESISTANCE DEVICES;

BIPOLAR TRANSISTORS;

EID: 0141918444     PISSN: 07413106     EISSN: None     Source Type: Journal    
DOI: 10.1109/LED.2003.817374     Document Type: Article

References (20)

1. J. Van Der Wagt, "Tunneling based SRAM," Proc. IEEE, vol. 87, pp. 571-595, Apr. 1999.
2. P. See, D. J. Paul, B. Hollander, S. Mantl, I. V. Zozoulenko, and K.-F. Berggren, "High performance Si/Sil-xGex resonant tunneling diodes," IEEE Electon Device Lett., vol. 22, pp. 182-184, Apr. 2001.
3. D. J. Paul, P. See, I. V. Zozoulenko, K. F. Berggren, B. Kabius, B. Hollander, and S. Mantl, "Si/SiGe electron resonant tunneling diodes, " Appl. Phys. Lett., vol. 77, no. 11, pp. 1653-1655, 2000.
4. R. Duschl, O. Schmidt, G. Reitemann, E. Kasper, and K. Eberl, "High room temperature peak-to-valley current ratio in Si based Esaki diodes," Electron. Lett., vol. 35, no. 13, pp. 1111-1112, 1999.
5. A. Seabaugh, X. Deng, T. Blake, B. Brar, T. Broekart, R. Lake, F. Morris, and G. Frazier, "Transistors and tunnel diodes for analog/mixed-signal circuits and embedded memory," in IEDM Tech. Dig., 1998, pp. 429-432.
6. F. Nemati and J. Plummer, "A novel thyristor-based SRAM cell (T-RAM) for high-speed, low-voltage, giga-scale memories," in IEDM Tech. Dig., 1999, pp. 283-286.
7. T.-H. Huang and M.-J. Chen, "Base current reversal phenomenon in a CMOS compatible high gain n-p-n gated lateral bipolar transistor," IEEE Trans. Electron Devices, vol. 42, pp. 321-327, Feb. 1995.
8. T. Skotnicki and G. Merkel, "Negative resistance VLSI integratable devices," in IEDM Tech. Dig., 1993, pp. 549-552.
9. H. Curtis and R. Verkuil, "Multiplication mode bistable field effect transistor and memory using same," U.S. Patent 3 974486, Aug. 6, 1976.
10. ATLAS-Device Simulation Software, 1998. User's Manual.
11. S. M. Sze, Physics of Semiconductor Devices, 2nd ed. New York: Wiley, 1981, p. 442.
12. _, Physics of Semiconductor Devices, 2nd ed. New York: Wiley, 1981, p. 480.
13. BSIM3 Model Cards of a 0.18 μm Technology Provided by EUROPRACTICE IC Design Services. [Online]. Available: http://www.imec.be/europractice
14. K. G. Anil, S. Mahapatra, and I. Eisele, "Role of inversion layer quantization on sub-bandgap impact ionization in deep-sub-micron n-channel MOSFETs," in IEDM Tech. Dig., 2001, pp. 675-678.
15. P. Su, K.-I. Goto, T. Sugii, and C. Hu, "A thermal activation view of low voltage impact ionization in MOSFETs," IEEE Electron Device Lett., vol. 23, no. 9, pp. 550-552, 2002.
16. P. Su, private communication.
17. International Technology Roadmap for Semiconductors, 2001.
18. D. J. Frank, R. H. Dennard, E. Nowak, P. M. Solomon, Y. Taur, and H.-S. P. Wong, "Device scaling limits of Si MOSFETS and their application dependencies," Proc. IEEE, vol. 89, pp. 259-288, Mar. 2001.
19. S.-J. Chang, C.-Y. Chang, C. Chen, T.-S. Chao, Y.-J. Lee, and T. Y Huang, "High-performance and high-reliability 80-nm gate-length DTMOS with Indium super sleep retrograde channel," IEEE Trans. Electron Devices, vol. 47, pp. 2379-2384, Dec. 2000.
20. F. Assaderaghi, D. Sinitsky, S. Parke, J. Bokor, P. Ko, and C. Hu, "A dynamic threshold voltage MOSFET (DTMOS) for ultra-low voltage operation," IEEE Trans. Electron Devices, vol. 44, pp. 414-422, Mar. 1997.