Designing mega-ASICs in nanogate technologies

Proceedings - Design Automation Conference

Volumn , Issue , 2003, Pages 770-775

  Lackey, David E ^a   Zuchowski, Paul S ^a   Koehl, Juergen ^a  

^a IBM MICROELECTRONICS   (United States)

Author keywords

Design Productivity; Methodology; Power Management; Signal Integrity; System on Chip; Time to Market

Indexed keywords

LOGIC GATES; MICROPROCESSOR CHIPS; SILICON ON INSULATOR TECHNOLOGY; VLSI CIRCUITS;

NANOGATE TECHNOLOGIES;

APPLICATION SPECIFIC INTEGRATED CIRCUITS;

EID: 0043136509     PISSN: 0738100X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/775832.776029     Document Type: Conference Paper

References (27)

1. D.E. Lackey, "Applying Placement-based Synthesis for On-Time System-on-a-Chip Design," Proceedings of the IEEE Custom Integrated Circuits Conference," 2000, pp. 121-124.
2. J. Koehl, D.E. Lackey, G.W. Doerre, "IBM's 50 Million Gate ASICs," Proceedings of the IEEE ASP Design Automation Conference, 2003, pp. 628-634.
3. L. Marshall, T.Wagner, J.Koehl: "A New ASIC Timing Signoff Methodology", IBM Micro News, 2/2002.
4. W. Donath, P. Kudva, L. Stok, P. Villarrubia, L. Reddy, A. Sullivan, "Transformational Placement and Synthesis," Proceedings of the Conference and Exhibition on Design, Automation, and Test in Europe, 2000, pp. 194-201.
5. C.J.Alpert, G.Gandham, J.Hu, J.L. Neves, S.T. Quay, S.S. Sapatneker, "Steiner Tree Optimization for Buffers, Blockages, and Bays," Proceedings of the IEEE International Symposium on Circuits and Systems, 2001, pp.399-402.
6. C. J. Alpert, G.J. Nam, and P. G. Villarrubia, "Free Space Management for Cut-Based Placement", Proceedings of the IEEE ICCAD, November, 2002, pp.746-751.
7. J. Koehl, J. Schietke, "In-place Timing Optimization", Proceedings of SAME, Sophia Antipolis, 2000.
8. J. Vygen, "Algorithms for Large-Scale Flat Placement", Proceedings of the 34th Design Automation Conference, 1997, pp. 746-751.
9. G.W. Doerre, D.E. Lackey, "The IBM ASIC/SoC methodology - A recipe for first-time success, " IBM Journal of Research and Development, Vol.46, No.6, pp.649-660, Nov. 2002.
10. U. Brenner, A. Rohe, "An Effective Congestion Driven Placement Framework", ISPD 2002, pp.6-11.
11. J.A Darringer, et al., "EDA in IBM: Past, Present, and Future," IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems, Vol.19, No. 12, pp. 1476-1496, December, 2000.
12. J.A.G. Jess, K, Kalafala, S.R. Naidu, R.H.J.M. Otten, C.Visweswariah, "Statistical timing for parametric yield prediction of digital integrated circuits," Proceedings of the 2003 Design Automation Conference.
13. D.E. Lackey, "Design Planning Methodology for Rapid Chip Deployment," The Eighth IEEE/DATC Electronics Design Processes Workshop, April, 2001.
14. T.R Bednar, P.H. Buffet, R.J. Darden, S.W. Gould, P.S. Zuchowski, "Issues and strategies for the physical design of system-on-a-chip ASICs," IBM Journal of Research and Development, Vol.46, No.6, pp. 661-673, Nov. 2002.
15. S.Oakland, J.Monzel, R.Bassett, P.Gillis, "An ASIC Foundry View of Design for Test," Proceedings of the IEEE International Test Conference, 1994.
16. A.Kuelmann et al., "Verity - a Formal Verification Program for custom CMOS circuits," IBM Journal of Research and Development, Vol.39 No.1/2, pp.149-165, Jan/March 1995.
17. M.R. Becer, D.Blaauw, R. Panda, I.H. Hajj, "Early Probabalistic Noise Estimation for Capacitively Coupled Interconnects," IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems, Vol.22, No.3, March 2003.
18. E. Enomoto, "Low Power Design Technology for Digital LSIs," IEICE Transactions on Electronics, Vol. E79-C, No.12, pp.1639-1649, December 1996.
19. S. Borkar, "Design Challenges of Technology Scaling," IEEE Micro, Vol. 19, No. 4, pp.23-29, July-August 1999.
20. A.O. Adan and K. Higashi, "OFF-State Leakage Current Mechanisms in BulkSi and SOI MOSFETs and Their Impact on CMOS ULSIs Standby Current," IEEE Transactions on Electron Devices, Vol. 48, No. 9,pp.2050-2057, Sept. 2001.
21. E.J. Nowack, "Maintaining the Benefits of CMOS Scaling when Scaling Bogs Down," IBM Journal of Research and Development, No. 2/3 March/May 2002.
22. A.Dean, G. Garrett, M. Stan, S. Ventrone, "Low Power Design for ASIC Cores," VLSI Design, 2000, pp.1-15.
23. J.G. Xi, W. W-M. Dai, "Low Power Clock Distribution," Low Power Design Methodologies, Copyright 1996 by Kluwer Academic Publishers, Chapter 5.
24. T.Stoehr et al. "Analysis, Reduction and Avoidance of Crosstalk on VLSI Chips," Proceedings of the ISPD, 1998.
25. J.A Darringer, et al., "Early analysis tools for System-on-achip design," IBM Journal of Research and Development, Vol.46, No.6, pp. 691-707, Nov. 2002.
26. D.E. Lackey, P.S. Zuchowski, T.R. Bednar, D.W. Stout, S.W. Gould, J.W. Cohn, "Managing Power and Performance for System-on-Chip Designs using Voltage Islands," Proc. IEEE Conference on Computer-Aided Design, Nov. 2002.
27. P. S. Zuchowski, C. B. Reynolds, R. J. Grupp, S. G. Davis, B. Cremen, B. Troxel, "A Hybid ASIC and FPGA Architecture", Proc. IEEE Conference on Computer-Aided Design, Nov. 2002.