Ramp-edge junctions with interface-modified barriers fabricated on YBCO thick films

IEEE Transactions on Applied Superconductivity

Volumn 13, Issue 2 I, 2003, Pages 595-598

  Wakana, Hironori ^a   Adachi, Seiji ^a   Sugiyama, Hideyuki ^a   Takahashi, Yoshihiro ^a   Sugano, Tuyoshi ^a   Horibe, Masahiro ^a   Ishimaru, Yoshihiro ^a   Tarutani, Yoshinobu ^a   Tanabe, Keiichi ^a  

^a SUPERCONDUCTIVITY RESEARCH LABORATORY   (Japan)

Author keywords

High Tc superconductor; Interface modified barrier; LPE YBCO ground plane; Ramp edge junction

Indexed keywords

ELECTRODES; INDUCTANCE; LIQUID PHASE EPITAXY; SEMICONDUCTOR JUNCTIONS; SUPERCONDUCTING FILMS;

RAMP EDGE JUNCTIONS;

HIGH TEMPERATURE SUPERCONDUCTORS;

EID: 0042977390     PISSN: 10518223     EISSN: None     Source Type: Journal    
DOI: 10.1109/TASC.2003.813956     Document Type: Conference Paper

References (18)

1. c Josephson junctions," Appl. Phys. Lett., vol. 71, pp. 2526-2528, October 1997.
2. T. Satoh, M. Hidaka, and S. Tahara, "High-temperature superconducting edge-type Josephson junctions with modified interfaces," IEEE Trans. on Appl. Supercond., vol. 9, pp. 3141-3144, June 1999.
3. 7 ramp-type junctions by interface treatments," IEEE Trans. on Appl. Supercond., vol. 9, pp. 3440-3443, June 1999.
4. Y. Soutome, R. Hanson, T. Fukazawa, K. Saitoh, A. Tsukamoto, Y. Tarutani, and K. Takagi, "Investigation of ramp-type Josephson junctions with surface-modified barriers," IEEE Trans. on Appl. Supercond., vol. 11, pp. 163-166, March 2001.
5. c Josephson junction studied by transmission electron microscopy," Appl. Phys. Lett., vol. 75, pp. 2470-2472, October 1999.
6. c superconductor sampler system for digital signal waveform measurement," IEEE Trans. on Appl. Supercond., vol. 11, pp. 267-270, March 2001.
7. K. Saitoh, Y. Soutome, T. Fukazawa, Y. Tarutani, and H. Takagi, "Characterization of HTS SFQ circuits using interface-engineered Josephson junctions," IEEE Trans. on Appl. Supercond., vol. 11, pp. 791-794, March 2001.
8. Y. Soutome, T. Fukazawa, K. Saitoh, A. Tsukamoto, and K. Takagi, "HTS surface-modified junctions with integrated ground-planes for SFQ circuits," IEICE Trans. on Electronics, vol. E85-C, pp. 759-763, March 2002.
9. y counterelectrode layer," Appl. Phys. Lett., vol. 79, pp. 4189-4191, December 2001.
10. H. Wakana, S. Adachi, M. Horibe, Y. Ishimaru, O. Horibe, Y. Tarutani, and K. Tanabe, "Influence of counter-layer deposition condition on critical current spread in interface-modified ramp-edge junction arrays," Jpn. J. Appl. Phys., vol. 41, pp. L239-L242, March 2002.
11. y upper layers on electrical properties of interface-modified ramp-edge junction," Physica C, vol. 378-381, pp. 1353-1356, October 2002.
12. x Josephson junction process for digital circuit applications," Appl. Phys. Lett., vol. 68, pp. 3808-3810, June 1996.
13. c superconductor/normal-metal/superconductor edge junctions and SQUID's with integrated groundplanes," Appl. Phys. Lett., vol. 68, pp. 3805-3807, June 1996.
14. y (RE = Y, Nd) crystal on MgO substrate by liquid phase epitaxy," J. Mater. Res., vol. 16, pp. 979-989, April 2001.
15. 6 thin films by metalorganic chemical vapor deposition," IEEE Trans. on Appl. Supercond., vol. 11, pp. 3293-3296, March 2001.
16. H. Wakana, S. Adachi, A. Kamitani, H. Sugiyama, T. Sugano, M. Horibe, Y. Ishimaru, Y. Tarutani, and K. Tanabe, "Fabrication of interface-modified ramp-edge junction on YBCO ground plane with multilayer structure," Physica C, submitted for publication.
17. c devices," Physica C, vol. 378-381, pp. 1213-1215, October 2002.
18. Y. Tarutani, Y. Ishimaru, H. Wakana, M. Horibe, O. Horibe, H. Sugiyama, M. Iiyama, S. Adachi, Y. Oshikubo, H. Tano, T. Suzuki, and K. Tanabe, "Uniformity evaluation method of the ramp-edge junction characteristics for SFQ circuit application," Physica C, vol. 372-376, pp. 59-62, August 2002.