Model checking at IBM

Formal Methods in System Design

Volumn 22, Issue 2, 2003, Pages 101-108

  Ben David, Shoham ^a   Eisner, Cindy ^a   Geist, Daniel ^a   Wolfsthal, Yaron ^a  

^a IBM HAIFA RESEARCH LAB   (Israel)

Author keywords

Formal methods; Formal verification; Model checking

Indexed keywords

COMPUTER HARDWARE; INDUSTRIAL RESEARCH; RESEARCH AND DEVELOPMENT MANAGEMENT; SYSTEMS ANALYSIS;

FORMAL METHODS; INDUSTRIAL DESIGN CYCLE; MODEL CHECKING;

FORMAL LOGIC;

EID: 0038343518     PISSN: 09259856     EISSN: None     Source Type: Journal    
DOI: 10.1023/A:1022905120346     Document Type: Article

References (31)

1. Y. Abarbanel, I. Beer, L. Gluhovsky, S. Keidar, and Y. Wolfsthal, "FoCs - Automatic generation of simulation checkers from formal specifications," in Proc. 12th International Conference on Computer Aided Verification (CAV), LNCS, Vol. 1855, Springer-Verlag, 2000.
2. Y. Abarbanel-Vinov, N. Aizenbud-Reshef, I. Beer, C. Eisner, D. Geist, T. Heyman, I. Reuveni, E. Rippel, I. Shitsevalov, Y. Wolfsthal, and T. Yatzkar-Haham, "On the effective deployment of functional formal verification," Formal Methods in System Design, Vol. 19, No. 1, 2001.
3. O. Ait-Mohamed, E. Cerny, and X. Song, "MDGs-based verification by retiming and combinational transformations," in Proc. of the IEEE 8th Great Lakes Symposium on VLSI, 1998, pp. 356-361.
4. S. Barner, D. Geist, and A. Gringauze, "Symbolic localization reduction with reconstruction layering and backtracking," in Proc. 14th International Conference on Computer Aided Verification (CAV), LNCS, Vol. 2404, Spring-Verlag, 2002.
5. J. Baumgartner and T. Heyman, "An overview and application of model reduction techniques in formal verification," in Proc. IEEE IPCCC, 1998.
6. J. Baumgartner, T. Heyman, V. Singhal, and A. Aziz, "Model checking the IBM Gigahertz Processor: An abstraction algorithm for high-performance netlists," in Proc. 11th International Conference on Computer Aided Verification (CAV), LNCS, Vol. 1633, Springer-Verlag, 1999, pp. 72-83.
7. I. Beer, S. Ben-David, C. Eisner, D. Geist, L. Gluhovsky, T. Heyman, A. Landver, P. Paanah, Y. Rodeh, G. Ronin, and Y. Wolfsthal, "RuleBase: Model checking at IBM," in Proc. 9th International Conference on Computer Aided Verification (CAV), LNCS, Vol. 1254, Springer-Verlag, 1997.
8. I. Beer, S. Ben-David, C. Eisner, and A. Landver, "RuleBase: An industry-oriented formal verification tool," in Proc. 33rd Design Automation Conference (DAC), Association for Computing Machinery, Inc., June 1996, pp. 655-660.
9. I. Beer, S. Ben-David, C. Eisner, and Y. Rodeh, "Efficient detection of vacuity in ACTL formulas," in Proc. 9th International Conference on Computer Aided Verification (CAV), LNCS, Vol. 1254, Springer-Verlag, 1997, pp. 279-290.
10. I. Beer, S. Ben-David, C. Eisner, and Y. Rodeh, "Efficient detection of vacuity in temporal model checking," Formal Methods in System Design, Vol. 18, No. 2, 2001.
11. I. Beer, S. Ben-David, and A. Landver, "On-the-fly model checking of RCTL formulas," in Proc. 10th International Conference on Computer Aided Verification (CAV), LNCS, Vol. 1427, Springer-Verlag, 1998, pp. 184-194.
12. S. Ben-David, T. Heyman, O. Grumberg, and A. Schuster, "Scalable distributed on-the-fly symbolic model checking," in Third International Conference on Formal Methods in Computer-Aided Design (FMCAD), LNCS, Vol. 1954, Springer-Verlag, 2000, pp. 390-404.
13. A. Biere, A. Cimatti, E. Clare, and Y. Zhu, "Symbolic model checking without BDDs," in Proc. 5th International Conference on Tools and Algorithms for the Construction and Analysis of Systems (TACAS), LNCS, Vol. 1579, Springer-Verlag, 1999.
14. W. Chan, R. Anderson, P. Beame, and D. Notkin, "Improving efficiency of symbolic model checking for state-based system requirements," in Proceedings of the 1998 International Symposium on Software Testing and Analysis (ISSTA), ACM Press, New York, March 1998.
15. E. Clarke and E. Emerson, "Characterizing correctness properties of parallel programs as fixpoints," in Seventh International Colloquium on Automata, Languages, and Programming, LNCS, Vol. 85, Springer-Verlag 1981.
16. C. Eisner, "Model checking the garbage collection mechanism of SMV," in S. D. Stoller and W. Visser (Eds.), Electronic Notes in Theoretical Computer Science, Vol. 55, Elsevier Science Publishers, 2001.
17. C. Eisner and D. Fisman, "Sugar 2.0 proposal presented to the Accellera Formal Verification Technical Committee," in http://www.haifa.il.ibm.com/projects/verifiction/sugar/Sugar_2.0_Accellera.ps, 2002.
18. C. Eisner, R. Hoover, W. Nation, K. Nelson, I. Shitsevalov, and K. Valk, "A methodology for formal design of hardware control with application to cache coherence protocols," in Proc. 37th Design Automation Conference (DAC), Association for Computing Machinery, Inc., June 2000, pp. 724-729.
19. C. Eisner and D. Peled, "Comparing symbolic and explicit model checking of a software system," in Proceedings, 9th International SPIN Workshop on Model Checking of Software, LNCS, Vol. 2318, Springer-Verlag. 2002.
20. D. Geist and I. Beer, "Efficient model checking by automated ordering of transition relation partitions," in Proc. 6th International Conference on Computer Aided Verification (CAV), LNCS, Vol. 818, Springer-Verlag, 1994, pp. 299-310.
21. A. Goel and W. Lee, "Formal verification of an IBM Coreconnect Processor Local Bus arbiter core," in Proc. 37th Design Automation Conference (DAC), Association for Computing Machinery, Inc., June 2000, pp. 196-200.
22. G. Holzmann, "On the fly, LTL model checking with Spin: Simple Spin manual," in http://cm.bell-labs.com/cm/cs/what/spin/Man/Manual.html.
23. http://www.accelera.org/.
24. H. Iwashita, T. Nakata, and F. Hirose, "CTL model checking based on forward state traversal," in Proc. International Conference on Computer-Aided Design (ICCAD), ACM and IEEE Computer Society, 1996, pp. 82-87.
25. R. Kurshan, Computer-Aided Verification of Coordinating Processes. Princeton University Press, Princeton, NJ, 1994.
26. A. Parash, "Formal verification of an MPEG decoder chip: A case study in the industrial use of formal methods," in Proceedings of the Workshop on Advances in Verification (WAVe), (a post CAV-2000 workshop), Chicago, July 2000.
27. J. Queille and J. Sifakis, "Specification and verification of concurrent systems in CESAR," in Proc. International symposium in Programming, LNCS, Vol. 137, Springer-Verlag, 1982, pp. 337-351.
28. K. Ravi and F. Somenzi, "Hints to accelerate symbolic traversal," in Proceedings 10th IFIP WG 10.5 Advanced Research Working Conference on Correct Hardware Design and Verification Methods (CHARME), LNCS, Vol. 1703, Bad Herrenalb, Germany, Sept. 1999, Springer-Verlag.
29. O. Shtrichman, "Tuning SAT checkers for bounded model checking," in Proc. 12th International Conference on Computer Aided Verification (CAV), LNCS, Vol. 1855, Springer-Verlag, 2000, pp. 480-494.
30. O. Shtrichman, "Pruning techniques for the SAT-based bounded model checking problem," in T. Margaria and T. F. Melham (Eds.), CHARME, Vol. 2144 of Lecture Notes in Computer Science, Springer, 2001.
31. K. Yorav, S. Katz, and R. Kiper, "Reproducing synchronization bugs with model checking," in T. Margaria and T. Melham (Eds.), Proceedings 11th IFIP WG 10.5 Advanced Research Working Conference on Correct Hardware Design and Verification Methods (CHARME), LNCS, Vol. 2144, Springer-Verlag, 2001.