Improving efficiency of symbolic model checking for state-based system requirements

Proceedings of the 1998 ACM SIGSOFT International Symposium on Software Testing and Analysis, ISSTA 1998

Volumn , Issue , 1998, Pages 102-112

  Chan, William ^a   Anderson, Richard J ^a   Beame, Paul ^a   Notkin, David ^a  

^a University of Washington   (United States)

Author keywords

Abstraction; Binary decision diagrams; Formal verification; Partitioned transition relation; Reachability analysis; RSML TCAS II; Statecharts; Symbolic model checking; System requirements specification

Indexed keywords

AIRCRAFT ACCIDENTS; BINARY DECISION DIAGRAMS; EFFICIENCY; FORMAL VERIFICATION; REQUIREMENTS ENGINEERING; SOFTWARE TESTING; SPECIFICATIONS; SPECTROMETRY;

ABSTRACTION; REACHABILITY ANALYSIS; RSML TCAS II; STATECHARTS; SYMBOLIC MODEL CHECKING; SYSTEM REQUIREMENTS SPECIFICATIONS; TRANSITION RELATIONS;

MODEL CHECKING;

EID: 84944385106     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/271771.271798     Document Type: Conference Paper

References (28)

1. R. J. Anderson R Bearne S. Burns W. Chan F. Modugno D. Notkin i nd J. D. Reese. Model checking large software specification 3. In D. Garlan editor Proceedings of the 4th ACM SIGSC FT Symposium on the Foundations of Software Engineering pages 156-166 San Francisco CA USA October 1996.
2. J. J. Britt. Case study: Applying formal methods to the Traffic Alert and Collision Avoidance System (TCAS) II. In COMPASS'14 Proceedings of the 9th Annual Conference on Computer A. surance pages 39-51 Gaithersburg MD USA June/July 1934. IEEE.
3. M. C. Browne E. M. Clarke and O. Griimberg. Characterizing finite jipke structures in prepositional temporal logic. Theoretical Computer Science 59(1/2): 115-131 July 1988.
4. R. E. Bryart. Graph-based algorithms for boolean function manipu ation. IEEE Transactions on Computers C-35(6):677-678 August 1986.
5. R. E. Bryan. On the complexity of VLSI implementations and graph n presentation of boolean functions with applications to inte ;er multiplication. IEEE Transactions on Computers 40(2; :205-213 February 1991.
6. J. R. Burch. E. M. Clarke D. E. Long K. L. McMillan and D. L. Dill. Symbolic model checking for sequential circuit verification. IEEE Transactions on Computer-Aided Design of Integrated Circuits 13(4):401-424 April 1994.
7. G. Cabodi R Camurati L. Lavagno and S. Quer. Disjunctive partitioning and partial iterative squaring: An effective approach for symbolic traversal of large circuits. In 34th Design Automation Conference Proceedings 1997 pages 728-733 Anaheim CA USA June 1997. ACM.
8. G. Cabodi R Camurati and S. Quer. Efficient state space pruning in symbolic backward traversal. In Proceedings 1994 IEEE International Conference on Computer Design: VLSI in Computers and Processors pages 230-235 Cambridge MA USA October 1994.
9. W. Chan R. J. Anderson R Bearne and D. Notkin. Combining constraint solving and symbolic model checking for a class of systems with non-linear constraints. In O. Grumberg editor Computer Aided Verification 9th International Conference CAV 97 Proceedings volume 1254 of Lecture Notes in Computer Science pages 316-327 Haifa Israel June 1997. Springer-Verlag.
10. E. M. Clarke E. A. Emerson and A. R Sistla. Automatic verification of finite-state concurrent systems using temporal logic specifications. ACM Transactions on Programming Languages and Systems 8(2):244-263 April 1986.
11. O. Coudert C. Berthet and J. C. Madre. Verification of synchronous sequential machines based on symbolic execution. In J. Sifakis editor Automatic Verification Methods for Finite State Systems: International Workshop Proceedings volume 407 of Lecture Notes in Computer Science pages 365-373 Grenoble France June 1989. Springer-Verlag.
12. J. Crow and B. L. Di Vito. Formalizing space shuttle software requirements. In Proceedings of the ACM SIGSOFT Workshop on Formal Methods in Software Practice pages 40-48 January 1996.
13. M. B. Dwyer V. Carr and L. Hines. Model checking graphical user interfaces using abstractions. In FSE5 [14].
14. Proceedings of the Joint 6th European Software Engineering Conference and 5th ACM SIGSOFT Symposium on the Foundations of Software Engineering Zurich Switzerland September 1997.
15. D. Geist and I. Beer. Efficient model checking by automated ordering of transition relation partitions. In Computer Aided Verification 6th International Conference CAV 94 Proceedings volume 818 of Lecture Notes in Computer Science pages 299-310 Stanford CA USA June 1994. Springer-Verlag.
16. D. Harel. Statecharts: A visual formalism for complex systems. Science of Computer Programming 8(3):231-274 June 1987.
17. D. Harel and A. Naamad. The STATEMATE semantics of Statecharts. ACM Transactions on Software Engineering and Methodology 5(4):293-333 October 1996.
18. M. R E. Heimdahl and N. G. Leveson. Completeness and consistency in hierarchical state-based requirements. IEEE Transactions on Software Engineering 22(6):363-377 June 1996.
19. M. R E. Heimdahl and M. W. Whalen. Reduction and slicing of hierarchical state machines. In FSE5 [14]
20. A. J. Hu and D. L. Dill. Reducing BDD size by exploiting functional dependencies. In 30th ACM/IEEE Design Automation Conference Proceedings 1993 pages 266-27'1 Dallas TX USA June 1993.
21. H. Iwashita T. Nakata and F. Hirose. CTL model checking based on forward state traversal. In 1996 IEEE/ACM International Conference on Computer-Aided Design Digest of Technical Papers pages 82-87 San Jose CA USA November 1996.
22. R. P. Kurshan. Computer-Aided Verification of Coordinating Processes: The Automata-Theoretic Approach. Princeton University Press 1994.
23. N. G. Leveson M. P. E. Heimdahl H. Hildreth and J. D. Reese. Requirements specification for process-control systems. IEEE Transactions on Software Engineering 20(9) September 1994.
24. K. L. McMillan. Symbolic Model Checking. Kluwer Academic Publishers 1993.
25. R. Pugliese and E. Tranci. Automatic verification of a hydroelectric power plant. In M.-C. Gaudel and J. Woodcock editors FME'96: Industrial Benefit and Advances in Formal Methods 3rd International Symposium of Formal Methods Europe Proceedings volume 1051 of Lecture Notes in Computer Science pages 425-444 Oxford UK March 1996. Springer-Verlag.
26. R. K. Ranjan A. Aziz R. K. Brayton B. Plessier and C. Pix-ley. Efficient BDD algorithms for FSM synthesis and verification. In Proceedings of IEEE/ACM International Workshop on Logic Synthesis Lake Tahoe USA May 1995.
27. T. Sreemani and J. M. Atlee. Feasibility of model checking software requirements: A case study. In COMPASS'96 Proceedings of the 11th Annual Conference on Computer Assurance pages 77-88 Gaithersburg MD USA June 1996. IEEE.
28. The VIS Group. VIS: A system for verification and synthesis. In R. Alur and T. A. Henzinger editors Computer Aided Verification 8th International Conference CAV'96 Proceedings volume 1102 of Lecture Notes in Computer Science pages 428-432 New Brunswick NJ USA July/August 1996. Springer-Verlag.