Accurate crosstalk noise modeling for early signal integrity analysis

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Volumn 22, Issue 5, 2003, Pages 627-634

  Ding, Li ^a   Blaauw, David ^a   Mazumder, Pinaki ^a  

^a UNIVERSITY OF MICHIGAN   (United States)

Author keywords

Crosstalk noise; Digital CMOS circuits; Interconnect; Noise estimation; Signal integrity

Indexed keywords

ALGORITHMS; APPROXIMATION THEORY; CAPACITANCE; CAPACITORS; CMOS INTEGRATED CIRCUITS; COMPUTER AIDED DESIGN; CROSSTALK; INTERCONNECTION NETWORKS; LUMPED PARAMETER NETWORKS; MATHEMATICAL MODELS; OPTIMIZATION; SPURIOUS SIGNAL NOISE;

CROSSTALK NOISE; LUMPED CAPACITOR; SIGNAL INTEGRITY ANALYSIS;

INTEGRATED CIRCUIT TESTING;

EID: 0037515478     PISSN: 02780070     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCAD.2003.810741     Document Type: Article

References (20)

1. K. L. Shepard and V. Narayanan, "Noise in deep submicron digital design," in Proc. Int. Conf. Computer-Aided Design, Nov. 1996, pp. 524-531.
2. A. Devgan, "Efficient coupled noise estimation for on-chip interconnects," in Proc. Int. Conf. Computer-Aided Design, Nov. 1997, pp. 147-151.
3. M. Kuhlmann, S. S. Sapatnekar, and K. K. Parhi, "Efficient crosstalk estimation," in Proc. Int. Conf. Computer Design, Sept. 1999, pp. 266-272.
4. J.-S. Yim and C.-M. Kyung, "Reducing cross-coupling among interconnect wires in deep-submicron datapath design," in Proc. Design Automation Conf., June 1999, pp. 485-490.
5. P. Chen and K. Keutzer, "Toward true crosstalk noise analysis," in Proc. Int. Conf. Computer-Aided Design, Nov. 1999, pp. 132-137.
6. A. Glebov, S. Gavrilov, D. Blaauw, S. Sirichotiyakul, C. Oh, and V. Zolotov, "False-noise analysis using logic implications," in Proc. Int. Conf. Computer-Aided Design, Nov. 2001, pp. 515-521.
7. C. Visweswariah, R. A. Haring, and A. R. Conn, "Noise considerations in circuit optimization," IEEE Trans. Computer-Aided Design, vol. 19, pp. 679-690 June 2000.
8. L. T. Pillage and R. A. Rohrer, "Asymptotic waveform evaluation for timing analysis," IEEE Trans. Computer-Aided Design, vol. 9, pp. 352-366, Apr. 1990.
9. P. Feldmann and R. W. Freund, "Efficient linear circuit analysis by Padé approximation via the Lanczos process," IEEE Trans. Computer-Aided Design, vol. 14, pp. 639-649, May 1995.
10. A. Odabasioglu, M. Celik, and L. T. Pileggi, "PRIMA: Passive reduced-order interconnect macromodeling algorithm," IEEE Trans. Computer-Aided Design, vol. 17, pp. 645-654, Aug. 1998.
11. K. L. Shepard, V. Narayanan, and R. Rose, "Harmony: Static noise analysis of deep submicron digital integrated circuits," IEEE Trans. Computer-Aided Design, vol. 18, pp. 1132-1150, Aug. 1999.
12. R. Levy, D. Blaauw, G. Braca, A. Dasgupta, A. Grinshpon, C. Oh, B. Orshav, S. Sirichotiakul, and V. Zolotov, "ClariNet: A noise analysis tool for deep submicron design," in Proc. Design Automation Conf., June 2000, pp. 233-238.
13. V. Zolotov, D. Blaauw, S. Sirichotiyakul, C. Oh, and R. Panda, "Noise propagation and failure criteria for VLSI designs," in Proc. Int. Conf. Computer-Aided Design, Nov. 2002, pp. 587-594.
14. A. Vittal and M. Marek-Sadowska, "Crosstalk reduction for VLSI," IEEE Trans. Computer-Aided Design, vol. 16, pp. 290-297, Mar. 1997.
15. A. Vittal, L. H. Chen, M. Marek-Sadowska, K.-P. Wang, and S. Yang, "Crosstalk in VLSI interconnects," IEEE Trans. Computer-Aided Design, vol. 18, pp. 1817-1824, Dec. 1999.
16. J. Cong, D. Z. Pan, and P. V. Srinivas, "Improved crosstalk modeling for noise constrained interconnect optimization," in Proc. Asia South Pacific Design Automation Conf., Jan. 2001, pp. 373-378.
17. L. H. Chen and M. Marek-Sadowska, "Aggressor alignment for worst-case crosstalk noise," IEEE Trans. Computer-Aided Design, 20, pp. 612-621, May 2001.
18. S. Sirichotiyakul, D. Blaauw, C. Oh, R. Levy, V. Zolotov, and J. Zuo, "Driver modeling and alignment for worse-case delay noise," in Proc. Design Automation Conf., June 2001, pp. 720-725.
19. P. R. O'Brien and T. L. Savarino, "Modeling the driving-point characteristic of resistive interconnect for accurate delay estimation," in Proc. Int. Conf. Computer-Aided Design, Nov. 1989, pp. 512-515.
20. J. Qian, S. Pullela and L. T. Pillage, "Modeling the effective capacitance for the RC interconnect of CMOS gates," IEEE Trans. Computer-Aided Design, vol. 13, pp. 1526-1535, Dec. 1994.