Laying out circuits on asynchronous cellular arrays: A step towards feasible nanocomputers?

Nanotechnology

Volumn 14, Issue 4, 2003, Pages 469-485

  Peper, Ferdinand ^a   Lee, Jia ^a   Adachi, Susumu ^a   Mashiko, Shinro ^a  

^a NATIONAL INSTITUTE OF INFORMATION AND COMMUNICATIONS TECHNOLOGY   (Japan)

Author keywords

[No Author keywords available]

Indexed keywords

CELLULAR ARRAYS; HEAT LOSSES; PROBLEM SOLVING; SELF ASSEMBLY;

NANOCOMPUTERS;

NANOTECHNOLOGY;

EID: 0037395867     PISSN: 09574484     EISSN: None     Source Type: Journal    
DOI: 10.1088/0957-4484/14/4/312     Document Type: Article

References (85)

1. Bachtold A, Hadley P, Nakanishi T and Dekker C 2001 Logic circuits with carbon nanotube transistors Science 294 1317-20
2. Chen J, Reed M A, Rawlett A M and Tour J M 1999 Observations of a large on-off ratio and negative differential resistance in an electronic molecular switch Science 286 1550-2
3. Chen J et al 2000 Room-temperature negative differential resistance in nanoscale molecular junctions Appl Phys. Lett. 77 1224-6
4. Collier C Petal 1999 Electronically configurable molecular-based logic gates Science 285 391-4
5. Cui Y and Lieber C 2001 Functional nanoscale electronic devices assembled using silicon nanowire building blocks Science 291 851-3
6. Derycke V, Martel R, Appenzeller J and Avouris Ph 2001 Carbon nanotube inter- and intramolecular logic gates Nano Lett. August
7. Ellenbogen J C and Love J C 1999 Architectures for molecular electronic computers: I. Logic structures and an adder built from molecular electronic diodes MITRE Corporation Reports available at http://www.mitre.org/technology/nanotech Ellenbogen J C 1999 Architectures for molecular electronic computers: II. Logic structures using molecular electronic FETs MITRE Corporation Reports available at http://www.mitre.org/technology/nanotech
8. Ellenbogen J C and Love J C 1999 Architectures for molecular electronic computers: I. Logic structures and an adder built from molecular electronic diodes MITRE Corporation Reports available at http://www.mitre.org/technology/nanotech Ellenbogen J C 1999 Architectures for molecular electronic computers: II. Logic structures using molecular electronic FETs MITRE Corporation Reports available at http://www.mitre.org/technology/nanotech
9. Huang Y et al 2001 Logic gates and computation from assembled nanowire building blocks Science 294 1313-17
10. Postma H W Ch, Teepen T, Yao Z, Grifoni M and Dekker C 2001 Carbon nanotube single-electron transistors at room temperature Science 293 76-9
11. Reed M A, Chen J, Rawlett A M, Price D W and Tour J M 2001 Molecular random access memory cell Appl. Phys. Lett. 78 3735-7
12. Rueckes T et al 2000 Carbon nanotube-based nonvolatile random access memory for molecular computing Science 289 94-7
13. Wada Y, Uda T, Lutwyche M, Kondo S and Heike S 1993 A proposal of nano-scale devices based on atom/molecule switching J. Appl. Phys. 74 7321-8
14. Wada Y 1996 Atom electronics Microelectron. Eng. 30 375-82
15. Porod W 2002 Nanoelectronic circuit architectures Handbook of Nanoscience, Engineering, and Technology ed W A Goddard III, D W Brenner, S E Lyshevski and G J Lafrate (Boca Raton, FL: Chemical Rubber Company Press) ch 5
16. Compañó R (ed) 2001 Technology Roadmap for Nanoelectronics (Luxembourg: Office for Official Publications of the European Communities)
17. Beckett P and Jennings A 2002 Towards nanocomputer architecture Proc. 7th Asia-Pacific Computer Systems Architecture Conf., ACSAC'2002 (Conf. on Research and Practice in Information Technology) vol 6, ed F Lai and J Morris
18. Biafore M 1995 Cellular automata for nanometre-scale computation Physica D 70 415-33
19. DeHon A 2002 Array-based architecture for molecular electronics Proc. 1st Workshop on Non-Silicon Computation, NSC-1
20. Durbeck L J K and Macias N J 2001 The cell matrix: an architecture for nanocomputing Nanotechnology 12 217-30
21. Heath J R, Kuekes P J, Snider G S and Williams R S 1998 A defect-tolerant computer architecture: opportunities for nanotechnology Science 280 1716-21
22. Lent C S and Tougaw P D 1997 A device architecture for computing with quantum dots Proc. IEEE 85 541-57
23. Lyke J, Donohoe G and Karna S 2001 Reconfigurable cellular array architectures for molecular electronics Air Force Research Laboratory Report AFRL-VS-TR-2001-1039 available at http://www-2.cs.cmu.edu/̃phoenix/internal/ papers_by_others/TR-2001-1039.PDF
24. Peper F 2000 Spatial computing on self-timed cellular automata Proc. 2nd Conf. on Unconventional Models of Computation, UMC'2K (Berlin: Springer) pp 202-14
25. Seminario J M and Tour J M 1998 Ab initio methods for the study of molecular systems for nanometer technology: towards the first principles of molecular computers Molecular Electronics: Science and Technology (Ann. NY Acad. Sci. vol 852) ed A Aviram and M Ratner pp 68-94
26. Fountain T J, Duff M J B, Crawley D G, Tomlinson C D and Moffat C D 1998 The use of nanoelectronic devices in highly parallel computing systems IEEE Trans. Very Large Scale Integr. Syst. 6 31-8
27. Waingold E et al 1997 Baring it all to software: raw machines IEEE Comput. 30 86-93
28. Kung S Y 1982 Why systolic architectures? Computer 15 37-46
29. Von Neumann J 1966 Theory of Self-Reproducing Automata ed A W Burks (Champaign, IL: University of Illinois Press)
30. Codd E F 1968 Cellular Automata (New York: Academic)
31. Wolfram S 1994 Cellular Automata and Complexity (Reading, MA: Addison-Wesley)
32. Hopcroft J E, Motwani R and Ullman J D 2001 Introduction to Automata Theory, Languages, and Computation (Reading, MA: Addison-Wesley)
33. Fredkin E and Toffoli T 1982 Conservative logic Int. J. Theor. Phys. 21 129-253
34. Nakamura K 1974 Asynchronous cellular automata and their computational ability Syst. Comput. - Controls 5 58-66
35. Wang W 1991 An asynchronous two-dimensional self-correcting cellular automaton PhD Thesis Boston University
36. Peper F, Isokawa T, Kouda N and Matsui N 2002 Self-timed cellular automata and their computational ability Future Gener. Comput. Syst. 18 893-904
37. Nehaniv C L 2002 Self-reproduction in asynchronous cellular automata Proc. NASA/DoD Conf. on Evolvable Hardware, EH'02 pp 201-9
38. Lee J, Adachi S, Peper F and Morita K 2003 Asynchronous game of life, in preparation
39. Hauck S 1995 Asynchronous design methodologies: an overview Proc. IEEE 83 69-93
40. Davis A and Nowick S M 1997 An introduction to asynchronous circuit design Technical Report UUCS-97-013 Computer Science Department, University of Utah, Downloadable from http://www.cs.columbia.edu/async/publications.html
41. Keller R M 1974 Towards a theory of universal speed-independent modules IEEE Trans. Comput. C-23 21-33
42. Patra P 1995 Approaches to design of circuits for low-power computation PhD Thesis University of Texas at Austin
43. Myers C J 2001 Asynchronous Circuit Design (New York: Wiley)
44. Langton C G 1984 Self-reproduction in cellular automata Physica D 10 135-44
45. Reggia J A, Armentrout S L, Chou H-H and Peng Y 1993 Simple systems that exhibit self-directed replication Science 259 1282-7
46. Morita K and Imai K 1996 Self-reproduction in a reversible cellular space Theor. Comput. Sci. 168 337-66
47. Serizawa T 1987 Three-state Neumann neighbour cellular automata capable of constructing self-reproducing machines Syst. Comput. Japan 18 33-40
48. Petraglio E, Tempesti G and Henry J-M 2002 Arithmetic operations with self-replicating loops Collision-Based Computing ed A Adamatzky (Berlin: Springer) pp 469-90
49. Adamatzky A (ed) 2002 Collision-Based Computing (Berlin: Springer)
50. 2001 It's time for clockless chips Technol. Rev. Mag. 104 36-41 available at: http://www.cs.columbia.edu/̃nowick/async-intro.html
51. Matzke D 1997 Will physical scalability sabotage performance gains? IEEE Comput. 30 37-9
52. Heinrich A J, Lutz C P, Gupta J A and Eigler D M 2002 Molecular cascades Science 298 1381-7
53. Lee J, Peper F, Adachi S and Morita K 2002 Compact designs of universal delay-insensitive circuits with bi-directional and buffering lines in preparation
54. Unger S H 1969 Asynchronous Sequential Switching Circuits (New York: Wiley)
55. Seitz C L 1980 System timing Introduction to VLSI Systems ed C Mead and L Conway (Reading, MA: Addison-Wesley) ch 7
56. Muller D E and Bartky W S 1959 A theory of asynchronous circuits Proc. Int. Symp. on the Theory of Switching (Cambridge, MA: Harvard University Press) pp 204-43
57. Martin A J 1990 Programming in VLSI: from communicating processes to delay-insensitive circuits Developments in Concurrency and Communication (UT Year of Programming Institute on Concurrent Programming) ed C A R Hoare (Reading, MA: Addison-Wesley) pp 1-64
58. Martin A J 1990 The limitations to delay-insensitivity in asynchronous circuits Proc. 6th MIT Conf. on Advanced Research in VLSI (Cambridge, MA: MIT Press) pp 263-78
59. van Berkel K 1992 Beware the isochronic fork Integr. VLSI J. 13 103-28
60. Clark W A 1967 Macromodular computer systems Proc. Conf. Spring Joint Computer Conf. (AFIPS) pp 335-6
61. Ornstein S M, Stucki M J and Clark W A 1967 A functional description of macromodules Proc. Conf. Spring Joint Computer Conf. (AFIPS) pp 337-55
62. Molnar C E, Fang T-P and Rosenberger F U 1985 Synthesis of delay-insensitive modules Chapel Hill Conf. on Very Large Scale Integration ed H Fuchs (Rockville, MD: Computer Science Press) pp 67-86
63. Rosenberger F U, Molnar C E, Chaney T J and Fang T-P 1988 Q-modules: internally clocked delay-insensitive modules IEEE Trans. Comput. 37 1005-18
64. Ebergen J C 1991 A formal approach to designing delay-insensitive circuits Distrib. Comput. 5 107-19
65. Unger S H 1993 A building block approach to unclocked systems Proc. Hawaii Int. Conf. on System Sciences vol 1 (Los Alamitos, CA: IEEE Computer Society Press) pp 339-48
66. Sutherland I E 1989 Micropipelines Commun. ACM 32 720-38
67. Muller D E 1963 Asynchronous logics and application to information processing Switching Theory in Space Technology (Stanford, CA: Stanford University Press)
68. Brzozowski J A and Ebergen J C 1992 On the delay-sensitivity of gate networks IEEE Trans. Comput. 41 1349-60
69. Ebergen J C 1987 Translating programs into delay-insensitive circuits PhD Thesis Technical University Eindhoven
70. Encyclopedia of Delay-Insensitive Systems (EDIS) http://edis.win.tue.nl/edis.html
71. Lee J, Adachi S, Peper F and Morita K 2002 Embedding universal delay-insensitive circuits in asynchronous cellular spaces, in preparation
72. Movie of signals crossing each other (referred to in Box 3) is available at: http://www.iop.org/EJ/S/2/IOPP/mmedia/0957-4484/14/4/312
73. Movie (referred to in Box 4) of writing value 0 in one-bit memory, writing value 1 and reading out the value of the memory, respectively, is available at: http://www.iop.org/EJ/S/2/IOPP/mmedia/0957-4484/14/4/312
74. van Berkel C H and Saeijs R W J J 1988 Compilation of communicating processes into delay-insensitive circuits Proc. IEEE Int. Conf. on Computer Design (Los Alamitos, CA: IEEE Computer Society Press) pp 157-62
75. Lee J, Peper F, Adachi S, Morita K and Mashiko S 2002 Reversible computation in asynchronous cellular automata Proc. 3rd Conf. on Unconventional Models of Computation, UMC'02 (Berlin: Springer) pp 220-9
76. Adachi S, Peper F and Lee J 2002 Computation by asynchronously updating cellular automata, in preparation
77. Cowburn R P and Weiland M E 2000 Room temperature magnetic quantum cellular automata Science 287 1466-8
78. Orlov A et al 2000 Experimental demonstration of clocked single-electron switching in quantum-dot cellular automata Appl. Phys. Lett. 77 295-7
79. Joachim C, Gimzewski J K and Aviram A 2000 Electronics using hybrid-molecular and mono-molecular devices Nature 408 541-8
80. Joachim C 2002 Bonding more atoms together for a single molecule computer Nanotechnology 13 R1-7 (tutorial)
81. Gács P 2001 Reliable cellular automata with self-organization J. Stat. Phys. 103 45-267
82. Macias N J and Durbeck L J K 2002 Self-assembling circuits with autonomous fault handling Proc. NASA/DoD Conf. on Evolvable Hardware, EH'02 pp 46-55
83. Bennett C H 1988 Notes on the history of reversible computation IBM J. Res. Dev. 32 16-23
84. Landauer R 1961 Irreversibility and heat generation in the computing process IBM J. Res. Dev. 5 183-91
85. Patra P and Fussell D S 1996 A framework for conservative and delay-insensitive computing University of Texas at Austin Technical Report TR-95-10