-
1
-
-
0035062356
-
A 4-GOPS 3-way VLIW image recognition processor based on a configurable media-processor
-
Y. Kondo, T. Miyamori, T. Kitazawa, S. Inoue, H. Takano, I. Katayama, K. Yahagi, A. Ooue, T. Tamai, K. Kohno, Y. Asao, H. Fujimura, H. Uetani, Y. Inoue, S. Asano, Y. Miyamoto, A. Yamaga, Y. Masubuchi, and T. Furuyama, "A 4-GOPS 3-way VLIW image recognition processor based on a configurable media-processor," in IEEE Int. Solid-State Circuits Conf. (ISSCC 2001) Dig. Tech. Papers, Feb. 2001, pp. 148-149.
-
IEEE Int. Solid-State Circuits Conf. (ISSCC 2001) Dig. Tech. Papers, Feb. 2001
, pp. 148-149
-
-
Kondo, Y.1
Miyamori, T.2
Kitazawa, T.3
Inoue, S.4
Takano, H.5
Katayama, I.6
Yahagi, K.7
Ooue, A.8
Tamai, T.9
Kohno, K.10
Asao, Y.11
Fujimura, H.12
Uetani, H.13
Inoue, Y.14
Asano, S.15
Miyamoto, Y.16
Yamaga, A.17
Masubuchi, Y.18
Furuyama, T.19
-
2
-
-
0031277129
-
I.McIC: A single-chip MPEG-2 video encoder for storage
-
Nov.
-
A. van der Werf, F. Brüls, R. P. Kleihorst, E. Waterlander, M. J. W. Verstraelen, and T. Friedrich, "I.McIC: A single-chip MPEG-2 video encoder for storage," IEEE J. Solid-State Circuits, vol. 32, pp. 1817-1823, Nov. 1997.
-
(1997)
IEEE J. Solid-State Circuits
, vol.32
, pp. 1817-1823
-
-
Van Der Werf, A.1
Brüls, F.2
Kleihorst, R.P.3
Waterlander, E.4
Verstraelen, M.J.W.5
Friedrich, T.6
-
3
-
-
0031276852
-
A 1.5-W single-chip MPEG-2 MP@ML video encoder with low-power motion estimation and clocking
-
Nov.
-
M. Mizuno, Y. Ooi, N. Hayashi, J. Goto, M. Hozumi, K. Furuta, A. Shibayama, Y. Nakazawa, O. Ohnishi, S. Zhu, Y. Yokoyama, Y. Katayama, H. Takano, N. Miki, Y. Senda, I. Tamitani, and M. Y. Yamashina, "A 1.5-W single-chip MPEG-2 MP@ML video encoder with low-power motion estimation and clocking," IEEE J. Solid-State Circuits, vol. 32, pp. 1807-1816, Nov. 1997.
-
(1997)
IEEE J. Solid-State Circuits
, vol.32
, pp. 1807-1816
-
-
Mizuno, M.1
Ooi, Y.2
Hayashi, N.3
Goto, J.4
Hozumi, M.5
Furuta, K.6
Shibayama, A.7
Nakazawa, Y.8
Ohnishi, O.9
Zhu, S.10
Yokoyama, Y.11
Katayama, Y.12
Takano, H.13
Miki, N.14
Senda, Y.15
Tamitani, I.16
Yamashina, M.Y.17
-
4
-
-
0031071181
-
A 2.2GOPS video DSP with 2-RISC MIMD, 6-PE SIMD architecture for real-time MPEG2 video coding/decoding
-
Feb.
-
E. Iwata, K. Seno, M. Aikawa, M. Ohki, H. Yoshikawa, Y. Fukuzawa, H. Hanaki, K. Nishibori, Y. Kondo, H. Takamuki, T. Nagai, K. Hasegawa, H. Okuda, I. Kumata, M. Soneda, S. Iwase, and T. Yamazaki, "A 2.2GOPS video DSP with 2-RISC MIMD, 6-PE SIMD architecture for real-time MPEG2 video coding/decoding," in IEEE Int. Solid-State Circuits Conf. (ISSCC 1997) Dig. Tech. Papers, vol. 32, Feb. 1997, pp. 258-259.
-
(1997)
IEEE Int. Solid-State Circuits Conf. (ISSCC 1997) Dig. Tech. Papers
, vol.32
, pp. 258-259
-
-
Iwata, E.1
Seno, K.2
Aikawa, M.3
Ohki, M.4
Yoshikawa, H.5
Fukuzawa, Y.6
Hanaki, H.7
Nishibori, K.8
Kondo, Y.9
Takamuki, H.10
Nagai, T.11
Hasegawa, K.12
Okuda, H.13
Kumata, I.14
Soneda, M.15
Iwase, S.16
Yamazaki, T.17
-
5
-
-
0031656308
-
2 0.95 W single-chip MPEG2 MP@ML video encoder with a 128-GOPS motion estimator and a multi-tasking RISC-type controller
-
2 0.95 W single-chip MPEG2 MP@ML video encoder with a 128-GOPS motion estimator and a multi-tasking RISC-type controller," in IEEE Int. Solid-State Circuits Conf. (ISSCC 1998) Dig. Tech. Papers, Feb. 1998, pp. 30-31.
-
IEEE Int. Solid-State Circuits Conf. (ISSCC 1998) Dig. Tech. Papers, Feb. 1998
, pp. 30-31
-
-
Miyagoshi, E.1
Araki, T.2
Sayama, T.3
Ohtani, A.4
Minemaru, T.5
Okamoto, K.6
Kodama, H.7
Morishiege, T.8
Watabe, A.9
Aoki, K.10
Mitsumori, T.11
Imanishi, H.12
Jinbo, T.13
Tanaka, Y.14
Taniyama, M.15
Shingou, T.16
Fukumoto, T.17
Morimoto, H.18
Aono, K.19
-
6
-
-
0032202538
-
A 1.2-W single-chip MPEG2 MP@ML video encoder LSI including wide search range (H:±288, V:±96) motion estimation and 81-MOPS controller
-
Nov.
-
E. Ogura, M. Takashima, D. Hiranaka, T. Ishikawa, Y. Yanagita, S. Suzuki, T. Fukuda, and T. Ishii, "A 1.2-W single-chip MPEG2 MP@ML video encoder LSI including wide search range (H:±288, V:±96) motion estimation and 81-MOPS controller," IEEE J. Solid-State Circuits, vol. 33, pp. 1765-1771, Nov. 1998.
-
(1998)
IEEE J. Solid-State Circuits
, vol.33
, pp. 1765-1771
-
-
Ogura, E.1
Takashima, M.2
Hiranaka, D.3
Ishikawa, T.4
Yanagita, Y.5
Suzuki, S.6
Fukuda, T.7
Ishii, T.8
-
7
-
-
0032597889
-
A low-power single-chip MPEG-2 CODEC LSI
-
Y. Tsuboi, H. Arai, M. Takahashi and M. Oku, "A low-power single-chip MPEG-2 CODEC LSI," in Proc. IEEE Custom Integrated Circuits Conf. (CICC), May 1999, pp. 73-76.
-
Proc. IEEE Custom Integrated Circuits Conf. (CICC), May 1999
, pp. 73-76
-
-
Tsuboi, Y.1
Arai, H.2
Takahashi, M.3
Oku, M.4
-
8
-
-
0012563478
-
A single-chip MPEG-2 video audio and system encoder
-
G. Kizhepat K. Choy, R. Hinchley, P. Lowe, and R. Yip, "A single-chip MPEG-2 video audio and system encoder," in IEEE Int. Solid-State Circuits Conf. (ISSCC 1999) Dig. Tech. Papers, Feb. 1999, pp. 266-267.
-
IEEE Int. Solid-State Circuits Conf. (ISSCC 1999) Dig. Tech. Papers, Feb. 1999
, pp. 266-267
-
-
Kizhepat, G.1
Choy, K.2
Hinchley, R.3
Lowe, P.4
Yip, R.5
-
9
-
-
0032597902
-
A single-chip MPEG2 422@ML video, audio, and system encoder with a 162-MHz media-processor and dual motion estimation cores
-
S. Kumaki, T. Matsumura, K. Ishihara, H. Segawa, K. Kawamoto, H. Ohira, T. Shimada, H. Sato, T. Hattori, T. Wada, H. Honma, T. Watanabe, H. Sato, K.-I. Asano, and T. Yoshida, "A single-chip MPEG2 422@ML video, audio, and system encoder with a 162-MHz media-processor and dual motion estimation cores," in Proc. IEEE Custom Integrated Circuits Conf. (CICC), May 1999, pp. 95-98.
-
Proc. IEEE Custom Integrated Circuits Conf. (CICC), May 1999
, pp. 95-98
-
-
Kumaki, S.1
Matsumura, T.2
Ishihara, K.3
Segawa, H.4
Kawamoto, K.5
Ohira, H.6
Shimada, T.7
Sato, H.8
Hattori, T.9
Wada, T.10
Honma, H.11
Watanabe, T.12
Sato, H.13
Asano, K.-I.14
Yoshida, T.15
-
10
-
-
0033683259
-
A low-cost audio/video single-chip MPEG2 encoder for consumer video storage applications
-
W. H. A. Bruls, E. W. Salomons, A. van der Werf, R. K. Gunnewiek, and L. Camiciotti, "A low-cost audio/video single-chip MPEG2 encoder for consumer video storage applications," in IEEE Int. Conf. Consumer Electronics (ICCE) Dig. Tech. Papers, June 2000, pp. 314-315.
-
IEEE Int. Conf. Consumer Electronics (ICCE) Dig. Tech. Papers, June 2000
, pp. 314-315
-
-
Bruls, W.H.A.1
Salomons, E.W.2
Van Der Werf, A.3
Gunnewiek, R.K.4
Camiciotti, L.5
-
11
-
-
0034827313
-
2, 0.7-W single-chip MPEG2 422P@ML video, audio, system encoder with a 64-Mbit embedded DRAM for portable 422P@HL encoder system
-
2, 0.7-W single-chip MPEG2 422P@ML video, audio, system encoder with a 64-Mbit embedded DRAM for portable 422P@HL encoder system," in Proc. IEEE Custom Integrated Circuits Conf. (CICC), May 2001, pp. 425-428.
-
Proc. IEEE Custom Integrated Circuits Conf. (CICC), May 2001
, pp. 425-428
-
-
Kumaki, S.1
Takata, H.2
Ajioka, Y.3
Ooishi, T.4
Ishihara, K.5
Hanami, A.6
Tsuji, T.7
Kanehira, Y.8
Watanabe, T.9
Morishima, C.10
Yoshizawa, T.11
Sato, H.12
Hattori, S.-I.13
Koshio, A.14
Tsukamoto, K.15
Matsumura, T.16
-
12
-
-
0033713493
-
Multithread VLIW processor architecture for HDTV decoding
-
H. Kim, W.-S. Yang, M.-C. Shin, S.-J. Min, S.-O. Bae, and I.-C. Park, "Multithread VLIW processor architecture for HDTV decoding," in Proc. IEEE Custom Integrated Circuits Conf. (CICC), May 2000, pp. 559-562.
-
Proc. IEEE Custom Integrated Circuits Conf. (CICC), May 2000
, pp. 559-562
-
-
Kim, H.1
Yang, W.-S.2
Shin, M.-C.3
Min, S.-J.4
Bae, S.-O.5
Park, I.-C.6
-
13
-
-
20244374523
-
A 250 MHz single-chip multiprocessor for A/V signal processing
-
T. Koyama, E. Iwata, H. Yoshikawa, H. Hanaki, K. Hasegawa, M. Aoki, M. Yasue, T. Schronbenhauser, M. Aikawa, I. Kumata, and H. Koyanagi, "A 250 MHz single-chip multiprocessor for A/V signal processing," in IEEE Int. Solid-State Circuits Conf. (ISSCC 2001) Dig. Tech. Papers, Feb. 2001, pp. 146-147.
-
IEEE Int. Solid-State Circuits Conf. (ISSCC 2001) Dig. Tech. Papers, Feb. 2001
, pp. 146-147
-
-
Koyama, T.1
Iwata, E.2
Yoshikawa, H.3
Hanaki, H.4
Hasegawa, K.5
Aoki, M.6
Yasue, M.7
Schronbenhauser, T.8
Aikawa, M.9
Kumata, I.10
Koyanagi, H.11
-
14
-
-
0034841898
-
A single-chip MPEG2 MP@HL decoder for DTV recording/playback system
-
Y. Watanabe, Y. Otobe, K. Yoshitomi, H. Takahashi, and K. Kohiyama, "A single-chip MPEG2 MP@HL decoder for DTV recording/playback system," in IEEE Int. Conf. Consumer Electronics (ICCE) Dig. Tech. Papers, June 2001, pp. 90-91.
-
IEEE Int. Conf. Consumer Electronics (ICCE) Dig. Tech. Papers, June 2001
, pp. 90-91
-
-
Watanabe, Y.1
Otobe, Y.2
Yoshitomi, K.3
Takahashi, H.4
Kohiyama, K.5
-
15
-
-
0036111662
-
A 0.8-W HDTV video processor with simultaneous decoding of two MPEG2 MP@HL streams and capable of 30 frame/s reverse playback
-
H. Yamauchi, S. Okada, K. Taketa, Y. Matsuda, T. Mori, S. Okada, T. Watanabe, Y. Harada, M. Matsudaira, and Y. Matushita, "A 0.8-W HDTV video processor with simultaneous decoding of two MPEG2 MP@HL streams and capable of 30 frame/s reverse playback," in IEEE Int. Solid-State Circuits Conf. (ISSCC 2002) Dig. Tech. Papers, Feb. 2002, pp. 372-373.
-
IEEE Int. Solid-State Circuits Conf. (ISSCC 2002) Dig. Tech. Papers, Feb. 2002
, pp. 372-373
-
-
Yamauchi, H.1
Okada, S.2
Taketa, K.3
Matsuda, Y.4
Mori, T.5
Okada, S.6
Watanabe, T.7
Harada, Y.8
Matsudaira, M.9
Matushita, Y.10
-
16
-
-
0012570483
-
-
LSI Logic. [Online]
-
LSI Logic. [Online]. Available: http://www.lsilogic.com
-
-
-
-
17
-
-
0012511896
-
A configurable and extensible media processor
-
Apr.
-
T. Miyamori, "A configurable and extensible media processor," presented at the Embedded Processor Forum 2002, Apr. 2002.
-
(2002)
Embedded Processor Forum 2002
-
-
Miyamori, T.1
-
18
-
-
0036397208
-
Design methodology and system for a configurable media embedded processor extensible to VLIW architecture
-
A. Mizuno, K. Kohno, R. Ohyama, T. Tokuyoshi, H. Uetani, H. Eichel, T. Miyamori, N. Matsumoto, and M. Matsui, "Design methodology and system for a configurable media embedded processor extensible to VLIW architecture," in Proc. Int. Conf. Computer Design (ICCD 2002), Sept. 2002, pp. 2-7.
-
Proc. Int. Conf. Computer Design (ICCD 2002), Sept. 2002
, pp. 2-7
-
-
Mizuno, A.1
Kohno, K.2
Ohyama, R.3
Tokuyoshi, T.4
Uetani, H.5
Eichel, H.6
Miyamori, T.7
Matsumoto, N.8
Matsui, M.9
-
19
-
-
0012615938
-
SoC design methodology with MeP
-
[Online]
-
SoC Design Methodology With MeP. [Online]. Available: http://www.mepcore.com/english/index_e.html
-
-
-
-
20
-
-
0031102943
-
A DSP for DCT-based and wavelet-based video codecs for consumer applications
-
Mar.
-
K. Okamoto, T. Jinbo, T. Araki, Y. Iizuka, H. Nakajima, M. Takahata, H. Inoue, S. Kurohmaru, T. Yonezawa, and K. Aono, "A DSP for DCT-based and wavelet-based video codecs for consumer applications," IEEE J. Solid-State Circuits, vol. 32, pp. 460-467, Mar. 1997.
-
(1997)
IEEE J. Solid-State Circuits
, vol.32
, pp. 460-467
-
-
Okamoto, K.1
Jinbo, T.2
Araki, T.3
Iizuka, Y.4
Nakajima, H.5
Takahata, M.6
Inoue, H.7
Kurohmaru, S.8
Yonezawa, T.9
Aono, K.10
-
21
-
-
0012570484
-
Single-chip MPEG2 encoder LSI
-
Toshiba Science and Technology Highlights 1998; [Online]
-
Toshiba Science and Technology Highlights 1998. Single-chip MPEG2 encoder LSI. [Online]. Available: http://www.toshiba.co.jp/tech/review/1998/high98/research/r3/index.htm
-
-
-
|