-
1
-
-
0029252088
-
A half-pel precision MPEG2 motion-estimation processor with concurrent three-vector search
-
Feb.
-
K. Ishihara, H. Segawa, S. Kumaki, Y. Matsuura, A. Hanami, H. Yamaoka, R. Stritenberger, S. Nakagawa, K. Ishihara, T. Kasezawa, Y. Ajioka, A. Maeda, and M. Yoshimoto, "A half-pel precision MPEG2 motion-estimation processor with concurrent three-vector search," in ISSCC Dig. Tech. Papers, Feb. 1995, pp. 288-289.
-
(1995)
ISSCC Dig. Tech. Papers
, pp. 288-289
-
-
Ishihara, K.1
Segawa, H.2
Kumaki, S.3
Matsuura, Y.4
Hanami, A.5
Yamaoka, H.6
Stritenberger, R.7
Nakagawa, S.8
Ishihara, K.9
Kasezawa, T.10
Ajioka, Y.11
Maeda, A.12
Yoshimoto, M.13
-
2
-
-
0029236596
-
A motion estimation processor for MPEG2 video real time encoding at wide search range
-
May
-
A. Ohtani, Y. Matsumoto, M. Gion, H. Yoshida, T. Araki, A. Ubukata, M. Serizawa, K. Aoki, A. Sota, A. Nagata, and K. Aono, "A motion estimation processor for MPEG2 video real time encoding at wide search range," in Proc. CICC, May 1995, pp. 17.4.1-17.4.4.
-
(1995)
Proc. CICC
-
-
Ohtani, A.1
Matsumoto, Y.2
Gion, M.3
Yoshida, H.4
Araki, T.5
Ubukata, A.6
Serizawa, M.7
Aoki, K.8
Sota, A.9
Nagata, A.10
Aono, K.11
-
3
-
-
0344006003
-
A chip set architecture for programmable real-time MPEG2 video encoder
-
May
-
T. Matsumura, "A chip set architecture for programmable real-time MPEG2 video encoder," in Proc. CICC May 1995, pp. 17.1.1-17.1.4.
-
(1995)
Proc. CICC
-
-
Matsumura, T.1
-
4
-
-
0029216204
-
A chip set for MPEG2 video encoding
-
May
-
J. Armer, J. Bard, B. Canfield, D. Charlot, S. Freeman, A. Grafm, R. Kessler, G. Lamouroux, W. Mayweater, M. Patti, P. Pault, A. Pirson, F. Rominger, and D. Teichner, "A chip set for MPEG2 video encoding," in Proc. CICC, May 1995, pp. 17.3.1-17.3.4.
-
(1995)
Proc. CICC
-
-
Armer, J.1
Bard, J.2
Canfield, B.3
Charlot, D.4
Freeman, S.5
Grafm, A.6
Kessler, R.7
Lamouroux, G.8
Mayweater, W.9
Patti, M.10
Pault, P.11
Pirson, A.12
Rominger, F.13
Teichner, D.14
-
5
-
-
0030083520
-
A real-time motion estimation and compensation LSI with wide-search range for MPEG2 video encoding
-
Feb.
-
K. Suguri, T.Minami, H. Matsuda, R. Kusaba, T. Kondo, R. Kasai, T. Watanabe, H. Satoh, N. Shibata, Y. Tashiro, T. Izuoka, H. Yamauchi, and H.Kotera, "A real-time motion estimation and compensation LSI with wide-search range for MPEG2 video encoding," in ISSCC Dig. Tech. Papers, Feb. 1996, pp. 242-243.
-
(1996)
ISSCC Dig. Tech. Papers
, pp. 242-243
-
-
Suguri, K.1
Minami, T.2
Matsuda, H.3
Kusaba, R.4
Kondo, T.5
Kasai, R.6
Watanabe, T.7
Satoh, H.8
Shibata, N.9
Tashiro, Y.10
Izuoka, T.11
Yamauchi, H.12
Kotera, H.13
-
6
-
-
0031070398
-
A real time MPEG2 main profile, main level motion-estimator chipset
-
Feb.
-
R. Pacalet, A. Lafage, N. Darbel, P. Tychon, A. Bellier, C. Dejean, C. Dutein, E. Fert, S. Haas, S. Labert, B. Lievre, L. Simon, and J. Talayssat, "A real time MPEG2 main profile, main level motion-estimator chipset," in ISSCC Dig. Tech. Papers, Feb. 1997, pp. 260-261.
-
(1997)
ISSCC Dig. Tech. Papers
, pp. 260-261
-
-
Pacalet, R.1
Lafage, A.2
Darbel, N.3
Tychon, P.4
Bellier, A.5
Dejean, C.6
Dutein, C.7
Fert, E.8
Haas, S.9
Labert, S.10
Lievre, B.11
Simon, L.12
Talayssat, J.13
-
7
-
-
0028480896
-
Parallel architectures for 3-step hierarchical search block-matching algorithm
-
Aug.
-
H. Jong, L. Chen, and T. Chiueh, " Parallel architectures for 3-step hierarchical search block-matching algorithm," IEEE Trans.Circuits Syst. Video Technol, vol. 4, pp. 407-416, Aug. 1994.
-
(1994)
IEEE Trans.Circuits Syst. Video Technol
, vol.4
, pp. 407-416
-
-
Jong, H.1
Chen, L.2
Chiueh, T.3
-
8
-
-
0029352316
-
A cost effective estimation processor LSI using a simple and efficient algorithm
-
Aug.
-
E. Ogura, Y. Ikenaga, Y. Iida, Y. Hosya, M. Takashima, and K. Yamashita, "A cost effective estimation processor LSI using a simple and efficient algorithm," IEEE Trans. Consumer Electron., vol. 41, pp. 690-698, Aug. 1995.
-
(1995)
IEEE Trans. Consumer Electron.
, vol.41
, pp. 690-698
-
-
Ogura, E.1
Ikenaga, Y.2
Iida, Y.3
Hosya, Y.4
Takashima, M.5
Yamashita, K.6
-
9
-
-
0031070306
-
A 1.5W single-chip MP@ML MPEG2 encoder with low power motion estimation and clocking
-
Feb.
-
M. Mizuno, Y. Ooi, N. Hayashi, J. Goto, M. Hozumi, K. Furuta, Y. Nakazawa, O. Ohnishi, Y. Yokoyama, Y. Katayama, H. Takano, N. Miki, Y. Senada, I. Tamitani, and M. Yamashina, "A 1.5W single-chip MP@ML MPEG2 encoder with low power motion estimation and clocking," in Dig. Tech. Papers ISSCC'97, Feb. 1997, pp. 256-257.
-
(1997)
Dig. Tech. Papers ISSCC'97
, pp. 256-257
-
-
Mizuno, M.1
Ooi, Y.2
Hayashi, N.3
Goto, J.4
Hozumi, M.5
Furuta, K.6
Nakazawa, Y.7
Ohnishi, O.8
Yokoyama, Y.9
Katayama, Y.10
Takano, H.11
Miki, N.12
Senada, Y.13
Tamitani, I.14
Yamashina, M.15
-
10
-
-
0031656308
-
2 0.95W single-chip MPEG2 MP@ML video encoder with a 128GOPS motion estimator and a multi-tasking RISC-type controller
-
Feb.
-
2 0.95W single-chip MPEG2 MP@ML video encoder with a 128GOPS motion estimator and a multi-tasking RISC-type controller," in Dig. Tech. Papers ISSCC'98, Feb. 1998, pp. 30-31.
-
(1998)
Dig. Tech. Papers ISSCC'98
, pp. 30-31
-
-
Miyagoshi, E.1
Araki, T.2
Sayama, T.3
Ohtanai, A.4
Minemaru, T.5
Okamoto, K.6
Kodama, H.7
Morishige, T.8
Watabe, A.9
Aoki, K.10
Mitsumori, T.11
Imanishi, H.12
Jinbo, T.13
Tanaka, Y.14
Taniyama, M.15
Shingou, T.16
Fukumoto, T.17
Morimoto, H.18
Aono, K.19
-
11
-
-
0001470969
-
A fast feature-based block matching algorithm using integral projection
-
June
-
J. Kim and R. Park, "A fast feature-based block matching algorithm using integral projection," IEEE J. Select. Areas Commun, vol. 10, pp. 968-971, June 1992.
-
(1992)
IEEE J. Select. Areas Commun
, vol.10
, pp. 968-971
-
-
Kim, J.1
Park, R.2
-
12
-
-
0029756691
-
An efficient heuristic-based motion estimation algorithm
-
Oct.
-
Y. Wong, "An efficient heuristic-based motion estimation algorithm," in Proc. IEEE Int. Conf. Image Processing, Oct. 1995, pp. 205-208.
-
(1995)
Proc. IEEE Int. Conf. Image Processing
, pp. 205-208
-
-
Wong, Y.1
|