I. McIC: A single-chip MPEG-2 video encoder for storage

IEEE Journal of Solid-State Circuits

Volumn 32, Issue 11, 1997, Pages 1817-1823

  Van Der Werf, Albert ^a,b,c,d,e   Brüls, Fons ^a,f,g   Kleihorst, Richard P ^a,h   Waterlander, Erwin ^a,h,i   Verstraelen, Math J W ^a,j   Friedrich, Thomas ^b,k,l  

^a PHILIPS RESEARCH LABORATORIES   (Netherlands)

^b PHILIPS RESEARCH LABORATORIES   (Germany)

^c UNIVERSITY OF TWENTE   (Netherlands)

^d Graduate School Twente   (Netherlands)

^e EINDHOVEN UNIVERSITY OF TECHNOLOGY   (Netherlands)

^f Hogere Technische School Heerlen   (Netherlands)

^g Storage and Retrieval Group

^h DELFT UNIVERSITY OF TECHNOLOGY   (Netherlands)

ⁱ Enschede Polytechnic   (Netherlands)

^j Hogeschool Venlo   (Netherlands)

^k UNIVERSITY OF WUPPERTAL   (Germany)

^l HUMBOLDT UNIVERSITY   (Germany)

more..

Author keywords

MPEG 2; Video compression; VLSI

Indexed keywords

BUFFER STORAGE; DIGITAL IMAGE STORAGE; IMAGE CODING; IMAGE COMPRESSION; INTEGRATED CIRCUIT LAYOUT; PRINTED CIRCUIT BOARDS; SPURIOUS SIGNAL NOISE;

APPLICATION SPECIFIC INSTRUCTION SET PROCESSOR; MPEG 2 ENCODER; VIDEO ENCODER;

VLSI CIRCUITS;

EID: 0031277129     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/4.641706     Document Type: Article

References (24)

1. B. Haskell, A. Puri, and A. Netravali, Digital Video: An Introduction to MPEG-2. Digital Multimedia Standards Series. London, U.K.: Chapman and Hall, 1997.
2. MPEG Video Compression Standard. Digital Multimedia Standards Series, J. Mitchell, W. Pennebaker, C. Fogg, and D. LeGall, Eds. London, U.K.: Chapman and Hall, 1997.
3. V. Bhaskaran and K. Konstantinidis, Image and Video Compression Standards; Algorithms and Architectures. Norwell, MA: Kluwer, 1995.
4. W. Bruls, A. van der Werf, R. Kleihorst, T. Friedrich, E. Salomons, and F. Jorritsma, "A single-chip MPEG2 encoder for consumer video storage applications," in Proc. ICCE '97, to appear, 1997.
5. E. Lee and T. Parks, "Data-flow networks," Proc. IEEE, vol. 83, pp. 773-801, May 1995.
6. G. de Haan, P. Biezen, H. Huijgen, and O. Ojo, "True-motion estimation with 3-D recursive-search block matching," IEEE Trans. Circuits Syst. Video Technol., vol. 3, pp. 368-379, Oct. 1993.
7. B. de Loore, P. Lippens, P. Eeckhout, H. Huijgen, A. Löening, M. McSweeney, M. Verstraelen, B. Pham, G. de Haan, and J. Kettenis, "A video signal processor for motion-compensated field-rate upconversion in consumer television," in ISSCC Dig. Tech. Papers, Feb. 1996, pp. 244-245.
8. E. Dubois and S. Sabri, "Noise reduction in image sequences using motion compensation," IEEE Trans. Commun., vol. 32, pp. 826-831, July 1984.
9. J. Brailean, R. Kleihorst, S. Efstratiadis, A. Katsaggelos, and R. Lagendijk, "Noise-reduction filters for dynamic image sequences: A review," Proc. IEEE, vol. 83, pp. 1270-1292, Sept. 1996.
10. R. McMann, "Digital noise reducer for encoded NTSC signals," SMPTE J., vol. 87, pp. 129-133, Mar. 1978.
11. T. Dennis, "A spatio/temporal filter for television picture noise reduction," in Proc. Int. IEE Conf. Electronic Image Processing, IEE, July 1982, pp. 243-249.
12. R. Kleihorst, "Noise reduction of image sequences," Ph.D. dissertation, Delft University of Technology, Delft, The Netherlands, Oct. 1994.
13. Z. Wang, A. Jullien, and W. Miller, "Recursive algorithms for the forward and inverse discrete cosine transform with arbitrary length," IEEE Signal Processing Lett., vol. 1, pp. 101-102, July 1994.
14. M. Aburdene, J. Zheng, and R. Kozick, "Computation of discrete cosine transform using Clenshaw's recurrence formula," IEEE Signal Processing Lett., vol. 2, pp. 155-156, Aug. 1995.
15. D. Slawecki and W. Li, "DCT/IDCT processor design for high-data rate image coding," IEEE Trans. Circuits Syst. Video Technol., vol. 2, pp. 135-146, June 1992.
16. V. Srinivasan and K. Liu, "VLSI design of high-speed time-recursive 2-D DCT/IDCT processor for video applications," IEEE Trans. Circuits Syst. Video Technol., vol. 6, pp. 87-96, Feb. 1996.
17. J. van Meerbergen, P. Lippens, W. Verhaegh, and A. van der Werf, "PHIDEO: High-level synthesis for high throughput applications," J. VLSI Signal Processing, vol. 9, pp. 89-104, 1995.
18. P. Pirch, N. Demassieux, and W. Gehrke, "VLSI architectures for video compression - a survey," Proc. IEEE, vol. 83, pp. 220-247, Feb. 1995.
19. M. Strik, "Efficient code generation for application domain specific processors," Chartered Designer's Thesis, Design Automation Section, Eindhoven University of Technology, Eindhoven, The Netherlands, Nov. 1994.
20. B. Mesman, M. Strik, A. Timmer, J. van Meerbergen, and J. Jess, "Constraint analysis for code generation," in 10th Int. Symp. System Synthesis (submitted), (Antwerpen, Belgium), Sept. 1997.
21. C. Leiserson and T. Parks, "Retiming synchronous circuitry," Algorithmica, pp. 5-35, 1991.
22. A. van der Werf, J. van Meerbergen, E. Aarts, W. Verhaegh, and P. Lippens, "Efficient timing constraint derivation for optimal retiming high-speed processing units," in Proc. 7th Int. Symp. High-Level Synthesis, 1994.
23. R. Dekker, F. Beenker, and L. Thijssen, "Fault modeling and test algorithm development for static random access memories," in Proc. IEEE Int. Test Conf., pp. 343-352, 1988.
24. M. Sachdev and M. Verstraelen, "Development of a fault model and test algorithms for embedded drams," in Proc. IEEE Int. Test Conf., pp. 815-824, 1993.