Estimation of signal arrival times in the presence of delay noise

IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers

Volumn , Issue , 2002, Pages 418-422

  Bhardwaj, Sarvesh ^a   Vrudhula, Sarma B K ^a   Blaauw, David ^b  

^a UNIVERSITY OF ARIZONA   (United States)

^b Department of Ecology and Evolutionary Biology   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

DELAY NOISE; SIGNAL ARRIVAL TIMES;

CAPACITANCE; COMPUTATIONAL COMPLEXITY; COMPUTER SIMULATION; MONTE CARLO METHODS;

SIGNAL NOISE MEASUREMENT;

EID: 0036907311     PISSN: 10923152     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/774572.774634     Document Type: Conference Paper

References (24)

1. http://www.ece.arizona.edu/~sarvesh/pubs.
2. R. Arunachalam, K. Rajagopal, and L. T. Pileggi. TACO: timing analysis with coupling. In Proc. DAC, pages 266-269, 2000.
3. L. H. Chen and M. Marek-Sadowska. Aggressor alignment for the worst-case coupling noise. IEEE Trans. on CAD, 20(5):612-621, May 2001.
4. P. Chen and K. Keutzer. Towards true crosstalk noise analysis. In Proc. ICCAD, pages 132-137, 1999.
5. K. Gala, V. Zolotov, R. Panda, B. Young, J. Wang, and D. Blaauw. Taco: timing analysis with coupling. In Proc. DAC, pages 63-68, 2000.
6. P. D. Gross, R. Arunachalam, K. Rajagopal, and L. T. Pileggi. Determination of worst-case aggressor alignment for delay calculation. In Proc. ICCAD, pages 212-219, 1998.
7. G. Hachtel, R. Jacoby, P. Moceyunas, and C. Morrison. Performance enhancements in bold using 'implications'. In Proc. ICCAD, pages 94-97, 1988.
8. A. B. Kahng, S. Muddu, and D. Vidhani. Noise and delay uncertainty studies for coupled rc interconnects. In Proc. ASIC/SOC Conf., pages 3-8, 1999.
9. H. Kawaguchi and T. Sakurai. Delay and noise formulas for capacitively coupled distributed rc lines. In Proc. ASP-DAC, pages 35-43, 1998.
10. D. Kirkpatrick and A. Sangiovanni-Vincentelli. Digital sensitivity: predicting signal interaction using functional analysis. In Proc. ICCAD, pages 536-541, 1996.
11. B. Krauter, S. Mehrotra, and V. Chandramouli. Including inductive effects in interconnect timing analysis. In Proc. CICC, pages 445-452, 1999.
12. W. Kunz and P. R. Menon. Multi-level logic optimization by implication analysis. In Proc. ICCAD, pages 6-13, 1994.
13. R. Levy, D. Blaauw, G. Braca, A. Dasgupta, A. Grinshpon, O. Chanhee, B. Orshav, S. Sirichotiyakul, and V. Zolotov. ClariNet: A noise analysis tool for deep submicron design. In Proc. DAC, pages 233-238, 2000.
14. A. Odabasioglu, M. Celik, and L. T. Pileggi. PRIMA: Passive reduced-order interconnect macromodeling algorithm. IEEE Trans. on CAD of Integrated Circuits and Systems, 17(8):645-654, Aug 1998.
15. L. T. Pillage and R. A. Rohrer. Asymptotic waveform evaluation for timing analysis. IEEE Trans.on CAD of Integrated Circuits and Systems, 9(4):352-366, April 1990.
16. T. Sakurai. Closed-form expressions for interconnection delay, coupling, and crosstalk in vlsis. IEEE Trans. on Electron Devices, 40(1):118-124, Jan 1993.
17. S. S. Sapatnekar. On the chicken-and-egg problem of determining the effect of crosstalk on delay in integrated circuits. In Proc. EPEP Conf., pages 245-248, 1999.
18. Y. Sasaki and G. D. Micheli. Crosstalk delay analysis using relative window method. In Proc. ASIC/SOC Conf., pages 9-13, 1999.
19. T. Sato, Y. Cao, D. Sylvester, and C. Hu. Characterization of interconnect coupling noise using in-situ delay change curve measurements. In Proc. ASIC/SOC Conf., pages 321-325, 2000.
20. K. L. Sheppard, V. Narayanan, P. C. Elemendorf, and G. Zheng. Global harmony: Coupled noise analysis for full-chip rc interconnect networks. In Proc. ICCAD, pages 139-146, 1997.
21. S. Sirichotiyakul, D. Blaauw, O. Chanhee, R. Levy, V. Zolotov, and J. Zuo. Driver modeling and alignment for worst-case delay noise. In Proc. TAU, pages 720-725, 2000.
22. D. Sylvester and K. Keutzer. Getting to the bottom of deep submicron. In Proc. ICCAD, pages 202-211, 1998.
23. S. Vrudhula, D. Blaauw, and S. Sirichotiyakul. Estimation of the likelihood of capacitive coupling noise. In Proc. DAC, pages 653-658, 2002.
24. H. Zhou, N. Shenoy, and W. Nicholls. Timing analysis with crosstalk as fixpoints on complete lattice. In Proc. DAC, pages 714-719, 2001.