Study of novel techniques for reducing self-heating effects in SOI power LDMOS

Solid-State Electronics

Volumn 46, Issue 12, 2002, Pages 2123-2133

  Roig, J ^a   Flores, D ^a   Hidalgo, S ^a   Vellvehi, M ^a   Rebollo, J ^a   Millan J ^a  

^a INSTITUTO DE MICROELECTRÓNICA DE BARCELONA   (Spain)

Author keywords

LDMOS; Self heating; SOI; SOIM

Indexed keywords

HEATING; INCLUSIONS; MOS DEVICES; SUBSTRATES; THERMAL CONDUCTIVITY OF SOLIDS;

POWER DEVICES; SELF-HEATING EFFECTS;

SILICON ON INSULATOR TECHNOLOGY;

EID: 0036890543     PISSN: 00381101     EISSN: None     Source Type: Journal    
DOI: 10.1016/S0038-1101(02)00166-1     Document Type: Article

References (26)

1. Gray PR, Meyer RG. Future directions in silicon IC's for RF personal communications. Proceedings of the IEEE Custom IC Conference 1995. p. 83-90.
2. Ma G., Burger W., Shields M. High efficiency 0.4 μm gate LDMOS power FET for low voltage wireless communications. Proceedings of the IEEE Microwave Theory Technical Society Symposium Dig. 1999. p. 1195-98.
3. Perugupalli P, Trivedi M, Shenai K, Leong SK. Performance evaluation of bulk Si and SOI RF LDMOSFETs for emerging RFIC applications. Proceedings of the IEEEE International SOI Conference 1997. p. 108-9.
4. Kumar M., Tan Y., Sin J.K.O., Cai J. A SOI LDMOS/CMOS/BJT technology for integrated power amplifiers used in wireless transceiver applications. IEEE El. Dev. Lett. 22(3):2001;136-138.
5. Colinge J.P. Silicon-on-insulator technology: materials to VLSI. 2nd ed. 1997;Kluwer Academic Publishers, Boston.
6. Colinge J.P. Silicon-on-insulator. 1991;Kluwer Academic Publishers, Boston, MA, USA.
7. Yamaguchi H., Himi H., Fujino S., Hattori T. Intelligent power IC with partial SOI structure. Jpn. J. Appl. Phys. 34:1995;864-868.
8. Shenai K., McShane E., Leong S.K. Lateral RF SOI power MOSFETs with ft of 6.9 GHz. IEEE El. Dev. Lett. 21(10):2000;500-502.
9. Fiorenza J.G., Antoniadis D.A., Del Alamo J.A. RF power LDMOSFET on SOI. IEEE El. Dev. Lett. 22(3):2001;139-141.
10. Tan Y., Kumar M., Cai J., Sin J.K.O. A SOI LDMOS technology compatible with CMOS, BJT, and passive components for fully integrated RF power amplifiers. IEEE Trans. Electron. Dev. 48(10):2001;2428-2433.
11. Arnold E, Pein H, Herko S. Comparison of self-heating effects in bulk-silicon and SOI high-voltage devices. Proceedings of IEDM 1994. p. 813-6.
12. Neubrand H, Constapel R, Boot R, Füllmann M, Boose A. Thermal behaviour of lateral power devices on SOI substrates. Proceedings of the Sixth ISPSD 1994. p. 123-7.
13. Leung YK, Suzuki Y, Goodson KE, Wong SS. Self-heating effect in lateral DMOS on SOI. Proceedings of the Seventh ISPSD, vol. 25, 1993. p. 124-7.
14. Van der Pol JA, Ludikhuize AW, Huizing HGA, Van Velzen B, Hueting RJE, Mom JF, et al. An economic 100 V resuf SOI BCD technology for consumer and automotive applications. Proceedings of the ISPSD 2000. p. 327-30.
15. McDaid L.J., Hall S., Mellor P.H., Eccleston W. Physical origin of negative differential resistance in SOI transistors. Electron. Lett. 25(13):1989;827-828.
16. Leneel O., Haond M. Electrical transient study of negative resistance in SOI transistors. Electron. Lett. 26(1):1990;73-74.
17. Kim I.J., Matsumoto S., Sakai T., Yachi T. Analytical approach to Vbr in thin film SOI power MOSFETs. Solid-State Electron. 39(1):1996;95-100.
18. Lu Q, Ratnam P, Andre C, Salama T. High voltage silicon-on-insulator (SOI) MOSFETs. Proceedings of the Third ISPSD 1991. p. 36-39.
19. Udrea F., Milne W., Popescu A. Lateral insulated gate bipolar transistor (LIGBT) structure based on partial isolation SOI technology. Electron. Lett. 33:1997;907-909.
20. ISE TCAD. User's Manual, Release 6, 1999.
21. Rayssac O, Moriceau H, Olivier M, Stomeinos I, Cartier AM, Aspar B. From SOI to SOIM technology: application for specific semiconductor processes. Proceedings of the Tenth International Symposium on SOI Techniques and Devices 2001. p. 39.
22. Bruel M. Silicon on insulator material technology. Electron. Lett. 31(14):1995;1201.
23. Roig J., Flores D., Vellvehi M., Rebollo J., Millan J. Reduction on self-heating effect on SOIM devices. Microelectron. Reliab. 42(1):2002;61-66.
24. Matsumoto S., Kim I.J., Sakai T., Fukumitsu T., Yachi T. Device Characteristics of a 30-V-Class Thin-Film SOI Power MOSFET. IEEE Trans. Electron. Dev. 43(5):1996;746-752.
25. Khandelwa P., Trivedi M., Shenai K., Leong S.K. Thermal and package performance limitations in LDMOSFET's for RFIC applications. IEEE Trans. Microwave Theory Tech. 42(5):1999;575-585.
26. Apel U., Graf H.G., Harendt C., Höflinger B., Ifström T. A 100-V lateral DMOS transistor with a 0.3-micrometer channel in a-micrometer silicon-film-on-insulator-on-silicon. IEEE Trans. Electron. Dev. 38(7):1991;1655-1659.