Device and circuit performance of SiGe/Si MOSFETs

Solid-State Electronics

Volumn 46, Issue 11, 2002, Pages 1925-1932

  Badcock, S G ^a   O'Neill, A G ^a   Chester, E G ^a  

^a NEWCASTLE UNIVERSITY   (United Kingdom)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER SIMULATION; DOPING (ADDITIVES); HETEROJUNCTIONS; MOSFET DEVICES; POLYSILICON;

CIRCUIT PERFORMANCE;

CMOS INTEGRATED CIRCUITS;

EID: 0036838419     PISSN: 00381101     EISSN: None     Source Type: Journal    
DOI: 10.1016/S0038-1101(02)00131-4     Document Type: Conference Paper

References (23)

1. x-gate CMOS technology. IEDM Tech Dig 1990. p. 2553-6.
2. Osburn C.M., Bellur K.R. Low parasitic resistance contacts for scaled ULSI devices. Thin Solid Films. 332:1998;428-436.
3. O'Neill A.G., Antoniadis D.A. Deep submicron CMOS based on silicon germanium technology. IEEE Trans Electron Dev. ED-43:1996;911-918.
4. Rim K., Koester S., Hargrove M., Chu J., Mooney P.M., Ott J., Kanarsky T., Ronsheim P., Ieong M., Grill A., Wong H.S.P. Strained Si NMOSFETs for high performance CMOS technology. Symp VLSI Tech Dig 2001. p. 59-60.
5. Badcock S., O'Neill A. Material requirements and design considerations for Si/SiGe heterojunction CMOS. Superlatt Microstruct. 28:2000;363-368.
6. Sadek A., Ismail K., Armstrong M., Antoniadis D., Stern F. Design of Si/SiGe heterojunction complementary metal oxide semiconductor transistors. IEEE Trans Electron Dev. ED-43:1996;1224-1232.
7. Hagelauer R., Ostermann T., Konig U., Gluck M., Hock G. Performance estimation of Si/SiGe hetero-CMOS circuits. Electron Lett. 33:1997;208-209.
8. Krambeck R.H., Lee C.M., Law H.-F.S. High speed compact circuits with CMOS. IEEE J Solid State Circ. SC-17:1982;614-619.
9. Weste N., Eshraghian K. Principles of CMOS VLSI design. - A systems perspective reading:1985;Addison, Reading, MA.
10. O'Neill A., Antoniadis D.A. High speed deep submicron MOSFET using high mobility strained silicon channel. Proc ESSDERC 1995. p. 109-12.
11. Ismail K., Rishton S., Chu J., Chan K., Meyerson B. High performance Si/SiGe n-type modulation doped transistors. IEEE Electron Dev Lett. EDL-14:1993;348-350.
12. Nayak D.K., Woo J., Park J.S., Wang K.L., MacWilliams K. High mobility p-channel metal oxide semiconductor field effect transistors on strained Si. Appl Phys Lett. 62:1993;2853-2855.
13. People R. Physics and applications of GeSi/Si strained layer heterostructures. IEEE J Quant Electron. QE-22:1986;1697-1710.
14. Rim K., Hoyt J., Gibbons J. Fabrication and analysis of deep submicron strained Si NMOSFETs. IEEE Trans Electron Dev. ED-47:2000;1406-1415.
15. Palmer M.J., Braithwaite G., Grasby T.J., Phillips P.J., Prest M.J., Parker E.H.C., Whall T.E., Parry C.P., Waite A.M., Evans A.G.R., Roy S., Watling J.R., Kaya S., Asenov A. Effective mobilities in pseudomorphic Si/SiGe/Si p-channel metal-oxide-semiconductor field-effect transistors with thin silicon capping layers. Appl Phys Lett. 78:2001;1424-1426.
16. Verdonckt-Vanderbrock S., Crabbe E.F., Meyerson B.S., Harame D.L., Restle P.J., Stork J., Johnson J.B. SiGe channel heterojunction p-MOSFETs. IEEE Trans Electron Dev. 41:1994;90-100.
17. Avant! Corporation, Fremont, CA.
18. Wang S. Fundamentals of semiconductor theory and device physics. 1989;Prentice Hall, Englewood Cliffs, NJ.
19. Caughy D.M., Thomas R.E. Carrier mobilities in silicon empirically related to doping and field. Proc IEEE. 55:1967;2192-2193.
20. Yamaguchi K. A mobility model for carriers in the MOS inversion layer. IEEE Trans Electron Dev. ED-30:1983;658-663.
21. http://public.itrs.net/.
22. Konig U., Zeuner M., Hock G., Hackbarth T., Gluck M., Ostermann T.et al. n- and p-type SiGe HFETs and circuits. Solid-State Electron. 43:1999;1383-1388.
23. Cheng Y., Jeng M.C., Liu Z., Huang J., Chan M., Ko P.K., Hu C. A physical and scalable I-V model in BSIM3v3 for analog/digital circuit simulation. IEEE Trans Electron Dev. ED-44:1997;277-287.