A postprocessing algorithm for crosstalk-driven wire perturbation

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Volumn 19, Issue 6, 2000, Pages 691-702

  Saxena, Prashant ^a   Liu, C L ^a  

^a INTEL CORPORATION   (United States)

Author keywords

Crosstalk; Gridless channel routing; Noise aware routing; Respacing; Signal integrity; Wire perturbation

Indexed keywords

ALGORITHMS; COMPUTER SIMULATION; CROSSTALK; DIGITAL INTEGRATED CIRCUITS; NONLINEAR EQUATIONS; PERTURBATION TECHNIQUES; ROUTERS; THEOREM PROVING;

GRIDLESS CHANNEL ROUTING; NOISE AWARE ROUTING; POSTPROCESSING ALGORITHMS; SIGNAL INTEGRITY; SOFTWARE PACKAGE TRUPER; WIRE PERTURBATION;

SPURIOUS SIGNAL NOISE;

EID: 0033727234     PISSN: 02780070     EISSN: None     Source Type: Journal    
DOI: 10.1109/43.848090     Document Type: Article

References (39)

1. H. B. Bakoglu Circuits Interconnections and Packaging for VLSI. Reading MA: Addison-Wesley 1990.
2. T. Gao and C. L. Liu Minimum crosstalk channel routing IEEE Trans. Computer-Aided Design vol. 15 pp. 465-4174 May 1996.
3. L. Gal On-chip crosstalk-The new signal integrity challenge in Proc. Custom-Integrated Circuits Conf. May 1995 pp. 12.1.1-12.1.4.
4. T. Karnik private communication Sept. 1997.
5. K. Chaudhary A. Onazawa and E. S. Kuh A spacing algorithm for performance enhancement and crosstalk reduction in Proc. Int. Conf. Computer-Aided Design Nov. 1993 pp. 697-702.
6. D. Theune R. Thiele W. John and T. Lengauer Robust methods for EMC-driven routing IEEE Trans. Computer-Aided Design vol. 13 pp. 1366-1378 Nov. 1994.
7. H. H. Chen and C. K. Wong Wiring and crosstalk avoidance in multi-chip module design in Proc. Custom-Integrated Circuits Conf. May 1992 pp. 28.6.1-28.6.4.
8. T. Miyoshi S. Wakabayashi T. Koide and N. Yoshida An MCM routing algorithm considering crosstalk in Proc. Int. Symp. Circuits and Systems 1995 pp. 211-214.
9. D. Wang and E. S. Kuh A performance-driven MCM router with special consideration of crosstalk reduction in Proc. Design Automation and Test in Europe 1998 pp. 466-470.
10. U. Choudhury and A. L. Sangiovanni-Vincentelli Constraint-based channel routing for analog and mixed analog/digital circuits IEEE Trans. Compter-Aided Design vol. 12 pp. 497-510 Apr. 1993.
11. R. S. Gyurcsik and J.-C. Jeen A generalized approach to routing mixed analog and digital signal nets in a channel IEEEJ. Solid State Circuits vol. 24 pp. 436-442 Apr. 1989.
12. I. Harada H. Kitazawa and T. Kaneko A routing system for mixed A/D standard eel LSI's in Proc. Int. Conf. Computer-Aided Design Nov. 1990 pp. 378-381.
13. S. Mitra S. K. Nag R. A. Rutenbar and L. R. Carley System-level routing of mixed-signal ASIC' sin WREN in Proc. Int. Conf. ComputerAided Design Nov. 1992 pp. 394-399.
14. H. H. Chen and E. S. Kuh GLITTER: A gridless variable-width channel router IEEE Trans. Computer-Aided Design vol. CAD-5 pp. 459-465 Oct. 1986.
15. P. N. Parakh and R. B. Brown Crosstalk constrained global route embedding in Proc. Int. Symp. Physical Design Apr. 1999 pp. 201-206.
16. T. Xue E. S. Kuh and D. Wang Post global routing crosstalk systems IEEE Trans. Compute r-Aided Design vol. 16 pp. 1418-1430 Dec. 1997.
17. H. Zhou and D. F. Wong Global routing with crosstalk constraints in Proc. Design Automation Conf. June 1998 pp. 374-377.
18. W. W.-M. Dai R. Kong J. Jue and M. Sato Rubber band routing and dynamic data representation in Proc. Int. Conf. Computer-Aided Design Nov. 1990 pp. 52-55.
19. P. B. Morton and W. W.-M. Dai An efficient sequential quadratic programming formulation of optimal wire spacing for cross-talk noise avoidance routing in Proc. Int. Symp. Physical Design Apr. 1999 pp. 22-28.
20. H.-P. Tseng L. Scheffer and C. Sechen Timing and crosstalk-driven area routing in Proc. Design Automation Conf. June 1998 pp. 378-381.
21. J. D. Cho and M. S. Chang LEXA: A left-edge based crosstalk-minimum fc-color permutation in VHV channels in Proc. Int. Symp. Circuits and Systems June 1997 pp. 1704-1707.
22. D. A. Kirkpatrick and A. L. Sangiovanni-Vincentelli Techniques for crosstalk avoidance in the physical design of high performance digital systems in Proc. Int. Conf. Computer-Aided Design Nov. 1994 pp. 616-619.
23. H. Zhou and D. F. Wong Crosstalk-constrained maze routing based on Lagrangian relaxation in Proc. Int. Conf. Computer Design 1997 pp. 628-633.
24. An optimal algorithm for river routing with crosstalk constraints in Proc. Int. Conf. Computer-Aided Design Nov. 1996 pp. 310-315.
25. J. Lienig and K. Thulasiraman A genetic algorithm for channel routing in VLSI circuits Evolutionary Computation vol. 1 no. 4 pp. 293-311 1994.
26. A. Onazawa K. Chaudhary and E. S. Kuh Performance-driven spacing algorithms using attractive and repulsive constraints for submicron LSI's IEEE Trans. Computer-Aided Design vol. 14 pp. 707-719June 1995.
27. T. Gao and C. L. Liu Minimum crosstalk switchbox routing Integration VLSIJ. vol. 19 no. 3 pp. 161-180 Nov. 1995.
28. K.-S. Jhang S. Ha and C. S. Jhon COP: A crosstalk optimizer for gridded channel routing IEEE Trans. Computer-Aided Design vol. 15 pp. 424-429 Apr. 1996.
29. T. Sakurai and K. Tamaru Simple formulas for two- and three-dimensional capacitances IEEE Trans. Electron Devices vol. ED-30 pp. 183-185 Feb. 1983.
30. A. Devgan Efficient coupled noise estimation for on-chip interconnects in P roc. Int. Conf. Computer-Aided Design Nov. 1997 pp. 147-151.
31. P. Saxena and C. L. Liu Crosstalk minimization using wire perturbations in Proc. Design Automation Conf. June 1999 pp. 100-103.
32. A. Vittal and M. Marek-Sadowska Crosstalk reduction for VLSI IEEE Trans. Computer-Aided Design vol. 16 pp. 290-298 Mar. 1997.
33. M. T. Heath Scientific Computing: An Introductory Survey. New York: McGraw Hill 1997.
34. H. S. Hall and S. R. Knight Higher Algebra 4th ed. London U.K.: Macmillan 1960.
35. D. N. Deutsch A dogleg channel router in Proc. Design Automation Conf. June 1976 pp. 425-433.
36. M. Burstein and R. Pelavin Hierarchical channel router Integration VLSIJ. vol. 1 no. 1 pp. 21-38 Apr. 1983.
37. T. Yoshimura and E. S. Kuh Efficient algorithms for channel routing IEEE Trans. Computer-Aided Design vol. CAD-1 pp. 25-35 Jan. 1982.
38. D. F. Wong and C. L. Liu Compacted channel routing with via placement restriction Integration VLSI J. vol. 4 no. 4 pp. 267-307 Dec. 1986.
39. H. W. Leong and C. L. Liu A new channel router in Proc. Design Automation Conf. June 1983 pp. 584-590.