Design methodologies for noise in digital integrated circuits

Proceedings - Design Automation Conference

Volumn , Issue , 1998, Pages 94-99

  Shepard, Kenneth L ^a  

^a Department of Earth and Environmental Sciences   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

INTEGRATED CIRCUIT DESIGN; TIMING CIRCUITS; INTEGRATED CIRCUIT LAYOUT; SPURIOUS SIGNAL NOISE;

DESIGN METHODOLOGY; DESIGN TOOLS AND TECHNIQUES; DIGITAL DESIGNS; NOISE IMMUNITY;

DIGITAL INTEGRATED CIRCUITS;

NOISE-ON-DELAY EFFECT;

EID: 0031619509     PISSN: 0738100X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/277044.277062     Document Type: Conference Paper

References (14)

1. K. L. Shepard and V. Narayanan. Conquering noise in deep submicron digital design. IEEE Design and Test of Computers, pages 51 - 62, January/March 1998.
2. F. Dartu and L. T. Pileggi. Calculating worst-case gate delays due to dominant capacitance coupling. In Proceedings of the IEEE/ACM Design Automation Conference, pages 46 - 51, June 1997.
3. K. L. Shepard and V. Narayanan. Noise in deep submicron digital design. In Proceedings of the IEEE/ACM International Conference on Computer-Aided Design, pages 524-531, San Jose, CA, November 1996.
4. L. A. Glasser and D. W. Dobberpuhl. The Design and Analysis of VLSI Circuits. Addison-Wesley, 1985.
5. Pong-Fei Lu et al. Floating-body effects in partially depleted SOI CMOS cicuits. IEEE Journal of Solid-State Circuits, 32(8):1241-1253, August 1997.
6. D. Dobberpuhl et al. A 200 MHz 64b Dual-Issue CMOS Microprocessor. IEEE Journal of Solid-State Circuits, 27(11);1555 - 1567, 1992.
7. Bruce A. Gieseke et al. A 600 MHz superscalar RISC microprocessor with out-of-order execution. In Proceeding of the International Conference on Solid-State Circuits, pages 176 - 177, 1997.
8. Anirudh Devgan and Ronald A. Rohrer. Adaptively controlled explicit simulation. IEEE Trans. CAD, 13(6):746 - 761, 1994.
9. A. Kuehlmann, A. Srinivasan, and D. P. Lapotin. Verity - A formal verification program for custom CMOS circuits. IBM Journal of Research and Development, 39(1-2):149- 165, 1995.
10. K. L. Shepard, S. Carey, E. Cho, B. Curran, R. Hatch, D. Hoffman, S. McCabe, G. Northrop, and R. Seigler. Design Methodology for the G4 S/390 Microprocessors. IBM Journal of Research and Development, 21(4-5):515 - 548, 1997.
11. H. H. Chen. Minimizing chip-level simultaneous switching noise for high-performance microprocessor design. In Proceedings of the IEEE International Symposium on Circuits and Systems, volume 4, pages 544 - 547, 1996.
12. K. L. Shepard, V. Narayanan, P. C. Elmendorf, and Gutuan Zheng. Global Harmony: Coupled Noise Analysis for Full-Chip RC Interconnect Networks. In Proceedings of the IEEE International Conference on Computer-Aided Design, 1997.
13. L. Miguel Silveira, Mattan Kamon, Ibrahim Elfadel, and Jacob White. A Coordinate-Transformed Arnoldi Algorithm for Generating Guaranteed Stable Reduced-Order Models of RLC Circuits. In IEEE/ACM International Conference on Computer- Aided Design, pages 288 - 294, San Jose, CA, November 1996.
14. Peter Feldmann and Roland W. Freund. Reduced-order modeling of large linear subcircuits via a block lanczos algorithm. In 32nd ACM/IEEE Design Automation Conference, pages 474479, San Francisco, California, June 1995.