-
1
-
-
0031678361
-
Conquering noise in deep submicron digital design
-
January/March
-
K. L. Shepard and V. Narayanan. Conquering noise in deep submicron digital design. IEEE Design and Test of Computers, pages 51 - 62, January/March 1998.
-
(1998)
IEEE Design and Test of Computers
, pp. 51-62
-
-
Shepard, K.L.1
Narayanan, V.2
-
5
-
-
0031210445
-
Floating-body effects in partially depleted SOI CMOS cicuits
-
August
-
Pong-Fei Lu et al. Floating-body effects in partially depleted SOI CMOS cicuits. IEEE Journal of Solid-State Circuits, 32(8):1241-1253, August 1997.
-
(1997)
IEEE Journal of Solid-State Circuits
, vol.32
, Issue.8
, pp. 1241-1253
-
-
Lu, P.-F.1
-
6
-
-
0026955423
-
A 200 MHz 64b Dual-Issue CMOS Microprocessor
-
D. Dobberpuhl et al. A 200 MHz 64b Dual-Issue CMOS Microprocessor. IEEE Journal of Solid-State Circuits, 27(11);1555 - 1567, 1992.
-
(1992)
IEEE Journal of Solid-State Circuits
, vol.27
, Issue.11
, pp. 1555-1567
-
-
Dobberpuhl, D.1
-
8
-
-
0028448853
-
Adaptively controlled explicit simulation
-
Anirudh Devgan and Ronald A. Rohrer. Adaptively controlled explicit simulation. IEEE Trans. CAD, 13(6):746 - 761, 1994.
-
(1994)
IEEE Trans. CAD
, vol.13
, Issue.6
, pp. 746-761
-
-
Devgan, A.1
Rohrer, R.A.2
-
9
-
-
0029219688
-
Verity - A formal verification program for custom CMOS circuits
-
A. Kuehlmann, A. Srinivasan, and D. P. Lapotin. Verity - A formal verification program for custom CMOS circuits. IBM Journal of Research and Development, 39(1-2):149- 165, 1995.
-
(1995)
IBM Journal of Research and Development
, vol.39
, Issue.1-2
, pp. 149-165
-
-
Kuehlmann, A.1
Srinivasan, A.2
Lapotin, D.P.3
-
10
-
-
0031175711
-
Design Methodology for the G4 S/390 Microprocessors
-
K. L. Shepard, S. Carey, E. Cho, B. Curran, R. Hatch, D. Hoffman, S. McCabe, G. Northrop, and R. Seigler. Design Methodology for the G4 S/390 Microprocessors. IBM Journal of Research and Development, 21(4-5):515 - 548, 1997.
-
(1997)
IBM Journal of Research and Development
, vol.21
, Issue.4-5
, pp. 515-548
-
-
Shepard, K.L.1
Carey, S.2
Cho, E.3
Curran, B.4
Hatch, R.5
Hoffman, D.6
McCabe, S.7
Northrop, G.8
Seigler, R.9
-
11
-
-
0029705113
-
Minimizing chip-level simultaneous switching noise for high-performance microprocessor design
-
H. H. Chen. Minimizing chip-level simultaneous switching noise for high-performance microprocessor design. In Proceedings of the IEEE International Symposium on Circuits and Systems, volume 4, pages 544 - 547, 1996.
-
(1996)
Proceedings of the IEEE International Symposium on Circuits and Systems
, vol.4
, pp. 544-547
-
-
Chen, H.H.1
-
13
-
-
0030387972
-
A coordinate-transformed arnoldi algorithm for generating guaranteed stable reduced-order models of RLC circuits
-
San Jose, CA, November
-
L. Miguel Silveira, Mattan Kamon, Ibrahim Elfadel, and Jacob White. A Coordinate-Transformed Arnoldi Algorithm for Generating Guaranteed Stable Reduced-Order Models of RLC Circuits. In IEEE/ACM International Conference on Computer- Aided Design, pages 288 - 294, San Jose, CA, November 1996.
-
(1996)
IEEE/ACM International Conference on Computer- Aided Design
, pp. 288-294
-
-
Miguel Silveira, L.1
Kamon, M.2
Elfadel, I.3
White, J.4
-
14
-
-
0029227119
-
Reduced-order modeling of large linear subcircuits via a block lanczos algorithm
-
San Francisco, California, June
-
Peter Feldmann and Roland W. Freund. Reduced-order modeling of large linear subcircuits via a block lanczos algorithm. In 32nd ACM/IEEE Design Automation Conference, pages 474479, San Francisco, California, June 1995.
-
(1995)
32nd ACM/IEEE Design Automation Conference
, pp. 474-479
-
-
Feldmann, P.1
Freund, R.W.2
|