Body-voltage estimation in digital PD-SOI circuits and its application to static timing analysis

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Volumn 20, Issue 7, 2001, Pages 888-901

  Shepard, Kenneth L ^a,b   Kim, Dae Jin ^a,b  

^a IEEE   (United States)

^b Department of Earth and Environmental Sciences   (United States)

Author keywords

Silicon on insulator; Static timing analysis

Indexed keywords

BODY-VOLTAGE ESTIMATION; PARTIALLY DEPLETED SILICON-ON-INSULATOR TECHNOLOGY; STATIC TIMING ANALYSIS;

DIGITAL INTEGRATED CIRCUITS; ESTIMATION; FIELD EFFECT TRANSISTORS; SEMICONDUCTOR DEVICE MODELS; THRESHOLD VOLTAGE;

SILICON ON INSULATOR TECHNOLOGY;

EID: 0035397734     PISSN: 02780070     EISSN: None     Source Type: Journal    
DOI: 10.1109/43.931033     Document Type: Article

References (25)

1. SOI for digital CMOS VLSI: Design considerations and advances
2. A 580MHz RISC microprocessor in SOI
3. A 0.20 μm 1.8 V SOI 550 MHz 64 b PowerPC microprocessor with Cu interconnects
4. SOI digital CMOS VLSI-A design perspective
5. Floating-body effects in partially depleted SOI CMOS circuits
6. On the transient operation of partially depleted SOI NMOSFETs
7. Anamalous subthreshold current-voltage characteristics of n-channel SOI MOSFETs
8. Current-voltage characteristics of thin-film SOI MOSFETs in strong inversion
9. Measurement and modeling of self-heating effects in SOI nMOSFETs
10. Deep-submicrometer channel design in silicon-on-insulator (SOI) MOSFETs
11. Hysteresis effect in pass-transistorbased partially-depleted SOI CMOS circuits
12. Minimizing floating-body-induced threshold voltage variation in partially depleted SOI CMOS
13. Hysteresis in floating-body PD/SOI circuits
14. Body-voltage estimation in digital PD-SOI circuits and its application to static timing analysis
15. Timing analysis for computer hardware
16. Timing analysis and performance improvement of MOS VLSI designs
17. Critical paths in circuits with level-sensitive latches
18. Harmony: Static noise analysis for deep-submicron digital integrated circuits
19. SOI for 1-volt CMOS technology and application to a 512kb SRAM with 3.5 ns access time
20. Design for suppression of gate-induced drain leakage in LDD MOSFETs using a quasitwo-dimensional analytical model
21. Design methodology for minimizing hysteretic VT-variation in partially-depleted SOI CMOS
22. A survey of power estimation techniques in VLSI circuits
23. A 54-by-54-b regularly structured tree multiplier
24. Verity-A format verification program for custom CMOS circuits