Efficient delay calculation in presence of crosstalk

Proceedings - International Symposium on Quality Electronic Design, ISQED

Volumn 2000-January, Issue , 2000, Pages 491-498

  Xiao, Tong ^a   Marek Sadowska, Malgorzata ^a  

^a University of California   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

DESIGN; ELECTRIC NETWORK PARAMETERS; TIMING CIRCUITS;

CIRCUIT PARAMETER; COUPLING CAPACITANCE; DELAY CALCULATION; FAST TIMING; MOMENT MATCHING METHOD; PHYSICAL DESIGN; RC INTERCONNECTS;

TRANSFER FUNCTIONS;

EID: 84950136193     PISSN: 19483287     EISSN: 19483295     Source Type: Journal    
DOI: 10.1109/ISQED.2000.838932     Document Type: Article

References (19)

1. R. A. Beaumont and R. S. Pierce, "The Algebraic Foundations of Mathematics", pp361-366, Addison-Wesley Publishing Company, Inc., 1963.
2. A. Elfadel, "Model Order Reduction for High Speed Interconnect", ICCAD Tutorial, Section III, Nov. 1998.
3. F. Dartu, "Gate and Transistor Level Waveform Calculation For Timing Analysis", Ph. D. Dissertation, CMU, 1997.
4. F. Dartu, L. T. Pillage, "Calculating Worst-Case Gate Delays Due to Dominant Capacitance Coupling", Proc. DAC 1997, pp. 46-51.
5. A. Devgan, "Efficient Coupled Noise Estimation for On-Chip Interconnects", Proc. ICCAD 1997, pp147-151.
6. P. D. Gross, R. Arunachalam, K. Rajagopal, and L. T. Pileggi, "Determination of Worst-Case Aggressor Alignment for Delay Calculation", Proc. ICCAD 1998, pp212-219.
7. A. B. Kahng and S. Muddu, "New Efficient Algorithms for Computing Effective Capacitance", Proc. ISPD 1998, pp147-151.
8. S. P. McCormick, "Modeling and Simulation of VLSI Interconnections with Moments", Ph. D. Thesis, MIT, June 1989.
9. J. Millman, A. Grabel, "Microelectronics", 2nd edition, p483 and p487.
10. J. K. Ousterhout, "A Switch-level Timing Verifier for Digital MOS VLSI", IEEE Trans. on CAD, July 1985, pp. 336-349.
11. L. Pillage, "Coping with RC (L) Interconnect Design Headaches", Proc. ICCCD 1995, pp246-253.
12. L. T. Pillage, and R. A. Rohrer, "Asymptotic Waveform Evaluation for Timing Analysis", IEEE Transaction on CAD, vol. 9, no. 4, April 1990, ppp352-366.
13. L. T. Pillage, R. A. Rohrer, C. Visweswariah, "Electronic Circuits and System Simulation Methods", McGraw-Hill, Inc., 1994.
14. J. Qian, S. Pullela, and L. Pillage, "Modeling the "Effective Capacitance" for the RC Interconnect of CMOS Gates", IEEE Trans. on CAD vol. 13, no. 12, December 1994, pp1526-1535.
15. J. Rubinstein, P. Penfield, "Signal Delay in RC Tree Networks", IEEE Trans. on CAD, vol. cad-2, no. 3, July 1983, pp202-211.
16. B. Tutuianu, F. Dartu, L. Pileggi, "An Explicit RC-Circuit Delay Approximation Based on the First Three Moments of the Impulse Response", Proc. DAC 1996, pp611-616.
17. G. Yee, R. Chandra, V. Ganesan, and C. Sechen, "Wire Delay in the Presence of Crosstalk", International Workshop on Timing Issues in the Specification and Synthesis of Digital Systems, December 1997, pp170-175.
18. A. Vittal, L. H. Chen, M. Marek-Sadowska, K. P. Wang and X. Yang, "Crosstalk in Resistive VLSI Interconnections", 12th International Conference on VLSI Design, Jan. 1999.
19. A. Vittal, M. Marek-Sadowska, "Crosstalk Reduction for VLSI", IEEE Trans. on CAD, March, 1997, vol. 16, no. 3, pp. 290-298.