The twin-transistor noise-tolerant dynamic circuit technique

IEEE Journal of Solid-State Circuits

Volumn 36, Issue 2, 2001, Pages 273-280

  Balamurugan, G ^a   Shanbhag, N R ^a  

^a University of Illinois at Urbana Champaign   (United States)

Author keywords

CMOS integrated circuits; Crosstalk; Dynamic circuits; Noise; Noise tolerant design

Indexed keywords

CMOS INTEGRATED CIRCUITS; CROSSTALK; MULTIPLYING CIRCUITS; POWER SUPPLY CIRCUITS; SPURIOUS SIGNAL NOISE; THROUGHPUT;

TWIN-TRANSISTORS;

LOGIC CIRCUITS;

EID: 0035247081     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/4.902768     Document Type: Article

References (20)

1. Design methodologies for noise in digital integrated circuits
2. Noise in deep submicron digital design
3. Process variation effects on circuit performance: TCAD simulation of 256-Mbit technology
4. Supply and threshold voltage scaling for low-power cmos
5. Variable supply-voltage scheme for low-power high-speed cmos digital design
6. Trading speed for low power by choice of supply and threshold voltages
7. Low voltage technology and circuits
8. Alpha-power law mosfet model and its application to cmos inverter delay and other formulas
9. 2.5-V CMOS circuit techniques for a 200-Mhz superscalar RISC processor
10. A noise-tolerant dynamic circuit design technique
11. An energy-efficient noise-tolerant dynamic circuit design
12. Energy-efficient dynamic circuit design in the presence of crosstalk noise
13. Noise in digital dynamic cmos circuits