RNS arithmetic multiplier for medium and large moduli

IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing

Volumn 47, Issue 9, 2000, Pages 937-940

  Hiasat, Ahmad A ^a  

^a PRINCESS SUMAYA UNIVERSITY FOR TECHNOLOGY   (Jordan)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTATIONAL COMPLEXITY; DIGITAL ARITHMETIC; ELECTRIC NETWORK SYNTHESIS; INTEGRATED CIRCUIT LAYOUT; NUMBER THEORY; ROM; VLSI CIRCUITS;

RESIDUE NUMBER SYSTEM (RNS) ARITHMETIC MULTIPLIERS;

MULTIPLYING CIRCUITS;

EID: 0034269676     PISSN: 10577130     EISSN: None     Source Type: Journal    
DOI: 10.1109/82.868463     Document Type: Article

References (21)

1. M. Soderstrand, M. A. W. Jenkins, G. Jullien, and F. Taylor, Eds., Residue Number System Arithmetic: Modern Applications in Digital Signal Processing. Piscataway, NJ: IEEE Press, 1986.
2. N. Szabo and R. Tanaka, Residue Arithmetic and Its Applications to Computer Technology. New York: McGraw Hill, 1967.
3. A. S. Ramnarayan Practical realization of mod p, p prime multiplier," Electron. Lett., vol. 16, pp. 466167, June 1980.
4. M. Soderstrand and C. Vernia A high-speed low-cost modulo P, multiplier with RNS arithmetic application," Proc. IEEE, vol. 68, pp. 529-532, Apr. 1980.
5. G. A. Jullien Implementation of multiplication, modulo a prime number, with applications to theoretic transforms," IEEE Trans. Comput., vol. C-29, pp. 899-905, Oct. 1980.
6. F. J. Taylor Large moduli multipliers for signal processing," IEEE Trans. Circuits Syst., vol. CAS-28, pp. 731-736, July 1981.
7. F. J. Taylor A VLSI residue arithmetic multiplier," IEEE Trans. Comput., vol. C-31, pp. 540-546, June 1982.
8. F. J. Taylor and Huang An autoscale residue multiplier," IEEE Trans. Comput., vol. C-31, pp. 321-325, Apr. 1982.
9. A. Hiasat A memoryless mod (2" ±1) residue multiplier," Electron. Lett., vol. 28, pp. 414-115, Jan. 1991.
10. M. Dugdale Residue multipliers using factored decomposition," IEEE Trans. Circuits Syst. II, vol. 41, pp. 623-627, Sept. 1994.
11. A. Hiasat Semi-custom VLSI design for RNS multipliers using combinational logic approach," in Proc. 3rd IEEE Int. Conf. Electronics, Circuits and Systems (ICECS'96), vol. 2, Oct. 1996, pp. 935-938.
12. D. Radhakrishnan and Y. Yuan Novel approaches to the design of VLSI RNS multipliers," IEEE Trans. Circuits Syst. //, vol. 39, pp. 52-57, Jan. 1992.
13. G. Alia and E. Martinelli A VLSI modulo m multiplier," IEEE Trans. Comput., vol. 40, pp. 873-878, July 1991.
14. E. Di Claudio, F. Piazza, and G. Orlandi Fast combinatorial RNS processors for DSP applications," IEEE Trans. Comput., vol. 44, pp. 624-633, May 1995.
15. A. Hiasat New efficient structure for a modular multiplier for RNS," IEEE Trans. Comput., vol. 49, pp. 170-174, Feb. 2000.
16. K. Elleithy and M. Bayoumi A systolic architecture for modulo multiplication," IEEE Trans. Circuits Syst. II, vol. 42, pp. 725-729, Sept. 1995.
17. S. Piestrak Design of residue generators and multioperand modular adders using carry-save adders," IEEE Trans. Comput., vol. 43, pp. 68-77, Jan. 1994.
18. G. Jullien and W. Miller Improved cellular structures for bit-steered ROM finite ring systolic arrays," in Proc. IEEE Int. Symp. Circuits and Systems, New Orleans, LA, 1990, pp. 1414-1417.
19. K. Hwang, Computer Arithmetic: Principles, Architecture and Design. New York: Wiley, 1979.
20. A. Hiasat and H. Abdel-Aty-Zohdy Residue-to-binary arithmetic converter for the moduli set (2fc, 2fc -1, 2fc- ' -1 )," IEEE Trans. Circuits Syst. II, vol. 45, pp. 204-209, Feb. 1998.
21. K. Elleithy and M. Bayoumi Fast and flexible architectures for RNS arithmetic decoding," IEEE Trans. Circuits Syst. II, vol. 39, pp. 226-235, Apr. 1992.