Efficient handling of operating range and manufacturing line variations in analog cell synthesis

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Volumn 19, Issue 8, 2000, Pages 825-839

  Mukherjee, Tamal ^a   Richard Carley, L ^a   Rutenbar, Rob A ^a  

^a CARNEGIE MELLON UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; AMPLIFIERS (ELECTRONIC); ANALOG STORAGE; CMOS INTEGRATED CIRCUITS; COMPUTER AIDED DESIGN; ELECTRIC NETWORK TOPOLOGY; ELECTRIC POWER SUPPLIES TO APPARATUS; MONTE CARLO METHODS; MOS DEVICES;

ANALOG CELL SYNTHESIS; ANALOG CIRCUIT SYNTHESIS; INFINITE PROGRAMMING; INTRACIRCUIT PARAMETRIC MANUFACTURING;

INTEGRATED CIRCUIT LAYOUT;

EID: 0034248778     PISSN: 02780070     EISSN: None     Source Type: Journal    
DOI: 10.1109/43.856971     Document Type: Article

References (39)

1. R. Harjani, R.A. Rutenbar, and L. R. Carley, "OASYS: A framework for analog circuit synthesis," IEEE Trans. Computer-Aided Design, vol. 8, pp. 1247-1266, Dec. 1989.
2. P.R. Gray, "Possible analog 1C scenarios for the 90's," in VLSI Symp., 1995.
3. L.R. Carley, G. G. E. Gielen, R. A. Rutenbar, and W. M. C. Sansen, "Synthesis tools for mixed-signal ICs: Progress on frontend and backend strategies," in Proc. IEEE/ACM Design Automation Conf., June 1996, pp. 298-303.
4. E.S. Ochotta, R. A. Rutenbar, and L. R. Carley, "Synthesis of high performance analog circuits in ASTRX/OBLX," IEEE Trans. ComputerAided Design, vol. 15, pp. 273-294, Mar. 1996.
5. K. Krishna and S.W. Director, "The linearized performance penalty (LPP) method for optimization of parametric yield and its reliability," IEEE Trans. Computer-Aided Design, vol. 14, pp. 1557-1568, Dec. 1995.
6. A.V. Fiacco and K. O. Kortanek, Eds., Semi-Infinite Programming and Applications, ser. Lecture Notes in Economics and Mathematical Systems 215. Berlin, Germany: Springer-Verlag, 1983.
7. S. Kirkpatrick, C.D. Gelatt, and M. P. Vecchi, "Optimization by simulated annealing," Science, vol. 220, no. 4598, pp. 671-680, May 1983.
8. T. Mukherjee, L.R. Carley, and R. A. Rutenbar, "Synthesis of manufacturable analog circuits," in Proc. IEEE/ACM Int. Conf. Computer-Aided Design, Nov. 1994, pp. 586-593.
9. R.A. Rohrer, "Fully automated network design by digital computer, preliminary considerations," Proc. IEEE, vol. 55, pp. 1929-1939, Dec. 1967.
10. P.C. Maulik, L. R. Carley, and R. A. Rutenbar, "Integer programming-based topology selection of cell-level analog circuits," IEEE Trans. Computer-Aided Design, vol. 14, pp. 401-4112, Apr. 1995.
11. W. Nye, D.C. Riley, A. Sangiovanni-Vincentelli, and A. L. Tits, "DELIGHT.SPICE: An optimization-based system for design of integrated circuits," IEEE Trans. Computer-Aided Design, vol. 7, pp. 501-518, Apr. 1988.
12. M.G. R. DeGrauwe, B. L. A. G. Goffart, C. Meixenberger, M. L. A. Pierre, J. B. Litsios, J. Rijmenants, O. J. A. P. Nys, E. Dijkstra, B. Joss, M. K. C. M. Meyvaert, T. R. Schwarz, and M. D. Pardoen, "Toward an analog system design environment," IEEE J. Solid-State Circuits, vol. 24, pp. 659-672, June 1989.
13. G.E. Gielen, H. C. Walscharts, and W. C. Sansen, "Analog circuit design optimization based on symbolic simulation and simulated annealing," IEEE]. Solid-State Circuits, vol. 25, pp. 707-713, June 1990.
14. H.Y. Koh, C. H. Sequin, and P. R. Gray, "OPASYN: A compiler for MOS operational amplifiers," IEEE Trans. Computer-Aided Design, vol. 9, Feb. 1990.
15. J.P. Harvey, M. I. Elmasry, and B. Leung, "STAIC: An interactive framework for synthesizing CMOS and BiCMOS analog circuits," IEEE Trans. Computer-Aided Design, vol. 11, pp. 1402-1418, Nov. 1992.
16. E.S. Ochotta, R. A. Rutenbar, and L. R. Carley, "Equation-free synthesis of high-performance linear analog circuits," in Proc. Joint Brown/MIT Conf. Advanced Research in VLSI and Parallel Systems, Providence, RI, Mar. 1992, pp. 129-143.
17. _, "ASTRX/OBLX: Tools for rapid synthesis of high-performance analog circuits," in Proc. IEEE/ACM Design Automation Conf., June 1994, pp. 24-30.
18. _, "Analog circuit synthesis for large, realistic cells: Designing a pipelined A/D convert with ASTRX/OBLX," in Proc. IEEE Custom Integrated Circuit Conf., May 1994, pp. 15.4/1-41..
19. P.C. Maulik and L. R. Carley, "Automating analog circuit design using constrained optimization techniques," in Proc. IEEE/ACM Int. Conf. Computer-Aided Design, Nov. 1991, pp. 390-393.
20. V. Raghavan, R.A. Rohrer, M. M. Alaybeyi, J. E. Bracken, J. Y. Lee, and L. T Pillage, "AWE inspired," in Proc. IEEE Custom Integrated Circuit Conf., May 1993, pp. 18.1/1-8.
21. R. Heittich, Ed., Semi-Infinite Programming, ser. Lecture Notes in Control and Information Sciences 15. Berlin, Germany: Springer-Verlag, 1979.
22. S.W. Director, P. Feldmann, and K. Krishna, "Optimization of parametric yield: A tutorial," Proc. IEEE Custom Integrated Circuit Conf., pp. 3.1/1-8, May 1992.
23. P. Feldmann and S.W. Director, "Integrated circuit quality optimization using surface integrals," IEEE Trans. Computer-Aided Design, vol. 12, pp. 1868-1879, Dec. 1993.
24. D.E. Hocevar, P. F Cox, and P. Yang, "Parametric yield optimization for MOS circuit blocks," IEEE Trans. Computer-Aided Design, vol. 7, pp. 645-658, June 1988.
25. M.A. Styblinski and L. J. Opalski, "Algorithms and software tools of 1C yield optimization based on fundamental fabrication parameters," IEEE Trans. Computer-Aided Design, vol. 5, Jan. 1996.
26. K.J. Antriech, H. E. Graeb, and C. U. Wieser, "Circuit analysis and optimization driven by worst case distances," IEEE Trans. ComputerAided Design, vol. 13, pp. 57-71, Jan. 1994.
27. A. Dharchoudhury and S.M. Kang, "Performance-constrained worst case variability minimization of VLSI circuits," in Proc. IEEE/ACM Design Automation Conf., June 1993, pp. 154-158.w.
28. P. Cox, P. Yang, S.S. Mahant-Shetti, and P. Chatterjee, "Statistical modeling for efficient parametric yield estimation of MOS VLSI circuits," IEEE Trans. Electron Devices, vol. ED-32, pp. 471-478, Feb. 1985.
29. K. Krishna and S.W. Director, "A novel methodology for statistical parameter extraction," in Proc. IEEE/ACM Int. Conf. Computer-Aided Design, 1995, pp. 696-699.
30. S.R. Nassif, A. J. Strojwas, and S. W. Director, "FABRICS II: A statistically based 1C fabrication process simulator," IEEE Trans. Computer-Aided Design, vol. CAD-3, pp. 20-46, Jan. 1984.
31. K. Madsen and H. Schjaer-Jacobsen, "Algorithms for worst case tolerance optimization," IEEE Trans. Circuits Syst., vol. CAS-26, Sept. 1979.
32. I.E. Grossmann and D. A. Sträub, "Recent developments in the evaluation and optimization of flexible chemical processes," in Proc. COPE-91, 1991, pp. 49-59.
33. E. Polak, "On mathematical foundations of nondifferentiable optimization in engineering design," SI AM Rev., vol. 29, pp. 21-89, 1987.
34. H. Parsa and A.L. Tits, "Nonuniform, dynamically adapted discretization for functional constraints in engineering design problems," in Proc. 22nd IEEE Conf. Decision and Control, Dec. 1983, pp. 410-411.
35. B.C. Eaves and W. I. Zangwill, "Generalized cutting plane algorithms," SIAM J. Control, vol. 9, pp. 529-542, 1971.
36. M. Krasnicki, R. Phelps, R.A. Rutenbar, and L. R. Carley, "MAELSTROM: Efficient simulation-based synthesis for custom analog cells," in Proc. IEEE/ACM Design Automation Conf., June 1999, pp. 945-950.
37. Avant! Star-HSPICE User's Manual. Sunnyvale, ÇA: Avant! Corp., 1996.
38. K.-M. Tham and K. Nagaraj, "A low supply voltage high PSRR voltage reference in CMOS process," IEEE J. Solid-State Circuits, vol. 30, pp. 586-590, May 1995.
39. M.J. M. Pelgrom, A. C. J. Duinmaijer, and A. P. G. Welbers, "Matching properties of MOS transistors," IEEE J Solid-State Circuits, vol. 24, pp. 1433-1439, Oct. 1989.