Analog Circuit Design Optimization Based on Symbolic Simulation and Simulated Annealing

IEEE Journal of Solid-State Circuits

Volumn 25, Issue 3, 1990, Pages 707-713

  Gielen, Georges G E ^a   Walscharts, Herman C C ^a   Sansen, Willy M C ^a  

^a UNIVERSITY OF LEUVEN   (Belgium)

Author keywords

[No Author keywords available]

Indexed keywords

AMPLIFIERS, OPERATIONAL; OPTIMIZATION;

ANALOG IC DESIGN; CMOS FOLDED-CASCODE OTA; SIMULATED ANNEALING; SOFTWARE PACKAGE OPTIMAN; SYMBOLIC SIMULATOR ISAAC;

INTEGRATED CIRCUITS, VLSI;

EID: 0025448791     PISSN: 00189200     EISSN: 1558173X     Source Type: Journal    
DOI: 10.1109/4.102664     Document Type: Article

References (17)

1. G. Gielen, H. Walscharts, and W. Sansen, “Analog circuit design optimization based on symbolic simulation and simulated annealing,” in Proc. ESSCIRC, 1989, pp. 252–255.
2. M. Degrauwe et al., “IDAC: An interactive design tool for analog integrated circuits,” IEEE J. Solid-State Circuits, vol. SC-22, no. 6, 1106–1116, Dec. 1987.
3. R. Harjani, R. A. Rutenbar, and L. R. Carley, “OASYS: A framework for analog circuit synthesis,” IEEE Trans. Computer-Aided Design, vol. 8, no. 12, pp. 1247–1266, Dec. 1989.
4. H. Y. Koh, C. H. Sequin, and P. R. Gray, “Automatic synthesis of operational amplifiers based on analytic circuit models,” in Proc. ICCAD, 1987, 502–505.
5. E. Berkcan, M. d'Abreu, and W. Laughton, “Analog compilation based on successive decompositions,” in Proc. Design Automation Conf., 1988, pp. 369–375.
6. F. El-Turky and E. E. Perry, “BLADES: An artificial intelligence approach to analog circuit design,” IEEE Trans. Computer-Aided vol. 8, no. 6, 680–692, June 1989.
7. R. J. Bowman and D. J. Lane, “A knowledge-based system for analog integrated circuit design,” in Proc. ICCAD, 1986, pp. 210–212.
8. W. Sansen, G. Gielen, and H. Walscharts, “Symbolic simulator for analog circuits,” in ISSCC Dig. Tech. Papers, 1989, pp. 204–205.
9. H. Walscharts, G. Gielen, and W. Sansen, “Symbolic simulation of analog circuits in s- and z-domain,” in ISCAS Dig. Tech. Papers, 1989, 814–817.
10. G. E. Gielen, H. C. C. Walscharts, and W. M. C. Sansen, “ISAAC: A symbolic simulator for analog integrated circuits,” IEEE J. Solid-State Circuits, vol. 24, no. 6, 1587–1597, Dec. 1989.
11. S. Kirkpatrick, C. D. Gelatt Jr., and M. P. Vecchi, “Optimization by simulated annealing,” Science, vol. 220, no. 4598, pp. 671–680, May 13, 1983.
12. W. Nye et al., “DELIGHT.SPICE: An optimization-based system for the design of integrated circuits,” IEEE Trans. Computer-Aided Design, vol. 7, no. 4, pp. 501–519, Apr. 1988.
13. H. Walscharts, L. Kustermans, and W. Sansen, “Noise optimization of switched-capacitor biquads,” IEEE J. Solid-State Circuits vol. SC-22, no. 3, pp. 445–447, June 1987.
14. G. Gielen, K. Swings, and W. Sansen, “An intelligent design system for analogue integrated circuits,” in Proc. European Design Automation Conf., 1990.
15. K. Swings, G. Gielen, and W. Sansen, “An intelligent analog IC design system based on manipulation of design equations,” in Proc. Custom Integrated Circuits Conf., 1990.
16. G. Gielen, “Computer-aided design techniques for the automatic synthesis of analogue integrated circuits,” Ph.D. dissertation, Katholieke Universiteit Leuven, Heverlee, Belgium, to be published in 1990.
17. F. Catthoor, J. Vandewalle, and H. De Man, “SAMURAI: A general and efficient simulated-annealing schedule with fully adaptive annealing parameters,” Integration, VLSI J. (North Holland), vol. 6, no. 2, pp. 147–178, July 1988.