FABRICS II: A Statistically Based IC Fabrication Process Simulator

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Volumn 3, Issue 1, 1984, Pages 40-46

  Nassif, Sani R ^a   Strojwas, Andrzej J ^a   Director, Stephen W ^a  

^a CARNEGIE MELLON UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

INTEGRATED CIRCUITS - COMPUTER AIDED DESIGN; SEMICONDUCTOR DEVICES, MOS - MATHEMATICAL MODELS;

FABRICS II PROCESS SIMULATOR; MODEL PARAMETERS;

INTEGRATED CIRCUIT MANUFACTURE;

EID: 0021202647     PISSN: 02780070     EISSN: 19374151     Source Type: Journal    
DOI: 10.1109/TCAD.1984.1270055     Document Type: Article

References (29)

1. Y. Akasaka and K. Horie, “Lateral spread of boron ions implanted in silicon,” AppL Phys. Lett., vol. 21, no. 4, 1982.
2. D. K. Brice, Ion Implantation Range and Energy Deposition Distributions. New York: IFI/Plenum, 1975.
3. S. W. Director, A. C. Parker, D. P. Siewiorek, and D. E, Thomas, Jr., “A design methodology and computer aids for digital VLSI systems,” IEEE Trans. Circuits Syst., vol. CAS-28, no. 7, pp. 634–645, July 1981.
4. D. A. Antoniadis, S. E. Hansen, and R. W. Dutton, “SUPREM II-A program for IC process modeling and simulation,” Tech. Rep. 5019–2, Stanford Electronics Laboratories, June 1978.
5. D. C. D'avanzo, M. Vanzi, and R. W. Dutton, “One-dimensional semiconductor device analysis (SEDAN),” Tech, Rep. G-201-5, Stanford Electronics Oct. 1979.
6. TMA, SUPRA - Two-Dimensional Process Analysis Program, 1A-1 ed., Technology Modeling Associates, 1981.
7. R. B. Fair and C. C. Tsai, “Profile parameters of implanted-diffused arsenic layers in silicon,” J. Electrochem. Soc., vol. 123, no. 4, pp. 583–585, Apr. 1976.
8. J. F. Gibbons, W. S. Johnson, and S. W. Mylroie, Projected Range Statistics. Stroudsburg, PA: Dowden, Hutchinson & Ross, Inc., 1975.
9. A. Gupta, “ACE: A circuit extractor,” VLSI Document V105, CSD, Carnegie-Mellon University, 1981.
10. H. Lee, R. Dutton, and D. Antoniadis, “On redistribution of boron during thermal oxidation of silicon,” J. Electrochem. Soc., vol. 126, no. 11, pp. 2001–2007, Nov. 1979.
11. J. Linhard, M. Scharff, and H. Schiott, “Range concepts and heavy ion ranges,” Mat. Fys. Medd. Dan. Vid. Silsk., vol. 33, pp. 1–39, 1963.
12. W. Maly and A. J. Strojwas, “Simulation of bipolar elements for statistical circuit design,” in Proc. 1979 ISC AS, pp. 788–791, July 1979.
13. W. Maly, A. J. Strojwas, and S. W. Director, “Fabrication based statistical design of monolithic ICs,” in Proc. ISCAS, pp. 135–138, Apr. 1981.
14. W. Maly and A. J. Strojwas, “Statistical simulation of the IC Manufacturing process,” IEEE Trans. Computer-Aided Design of ICAS, vol. CAD-1, no. 3, 1982.
15. S. R. Nassif, A. J. Strojwas, and S. W. Director, FABRICS II, A Statistical Simulator of the IC Fabrication Process: User's Manual, SRC-CMU Center for Computer Aided Design, 1983.
16. J. R. Pfiester, “PRIDE-Portable process and device design,” Integrated Circuits Laboratory, Stanford University, 1981.
17. K. A. Sakallah, “Mixed simulation of electronic integrated circuits,” Ph.D. dissertation, Department of Electrical Engineering, Carnegie-Mellon University, Nov. 1981.
18. S. Selberherr, A. Schutz, and H. W. Potzl, “MINIMOS-A two-dimensional MOS transistor analyzer,” IEEE Trans. Electron Devices, vol. ED-27, no. 8, Aug. 1980.
19. C. J. Spanos and S. W. Director, “PROMETHEUS: A program for VLSI process parameter extraction,” in Proc. 1983 ICCAD, 1983.
20. A. J. Strojwas, “A pattern recognition based system for IC failure analysis,” Ph.D. dissertation, Carnegie-Mellon University, Sept. 1982.
21. A. J. Strojwas, S. R. Nassif, and S. W. Director, “Optimal design of VLSI minicells using a statistical process stimulator,” in Proc. 1983 ISCAS, 1983.
22. A. J. Strojwas, S. R. Nassif, and S. W. Director, “A methodology for worst case design of integrated circuits,” in Proc. 1983 ICCAD, 1983.
23. M. Trick, A. J. Strojwas, and S. W. Director, “Fast RC simulation for VLSI interconnect,” in Proc. 1983 ICCAD, 1983.
24. S. Wagner, “Diffusion of boron from shallow ion implants in silicon,” J. Electrochem. Soc., vol. 119, no. 11, pp. 1570–1576, Nov. 1972.
25. H. Walker, private communication.
26. D. E. Ward and K. Doganis, “Optimized extraction of MOS model parameters,” IEEE Trans. Computer-Aided Design of ICAS, vol. CAD-1, no. 4, Oct. 1982.
27. H. J. Wassink and L. Spaanenburg, “Logic gate characterization through ring oscillators,” Integration, vol. 1, no. 1, Apr. 1983.
28. C. P. Wu, E. C. Douglas, and C. W. Mueller, “Redistribution of ion-implanted impurities in silicon during diffusion in oxidizing ambients,” IEEE Trans. Electron Devices, vol. ED-23, pp. 1095–1097, Sept. 1976.
29. J. F. Ziegler, B. L. Crowder, G. W. Cole, J.E.E. Baglin, and B. J. Masters, “Boron atom distributions in ion-implanted silicon by the (n, 4He) nuclear reaction,” Appl. Phys. Lett., vol. 21, no. 1, pp. 16–17, July 1972.