Towards an Analog System Design Environment

IEEE Journal of Solid-State Circuits

Volumn 24, Issue 3, 1989, Pages 659-671

  Degrauwe, Marc G R ^a   Goffart, Bernard L A G ^a   Meixenberger, Christian ^a   Pierre, Michel L A ^a   Litsios, James B ^a   Rijmenants, Jef ^a   Nys, Olivier J A P ^a   Dijkstra, Evert ^a   Joss, Berni ^a   Meyvaert, Myriam K C M ^a   Schwarz, Thomas R ^a   Pardoen, Matthijs D ^a  

^a Centre Suisse d'Electroniques ct de Microtechnique SA ^*  (Switzerland)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER SOFTWARE--SOFTWARE ENGINEERING; SEMICONDUCTOR DEVICES, MOS;

ANALOG CIRCUIT DESIGN; ANALOG DESIGN AUTOMATION; ANALOG INTEGRATED CIRCUITS; CMOS CIRCUITS; SOFTWARE TOOLS;

INTEGRATED CIRCUITS;

EID: 0024681330     PISSN: 00189200     EISSN: 1558173X     Source Type: Journal    
DOI: 10.1109/4.32023     Document Type: Article

References (41)

1. Y. Therasse, P. Guebels, and P. Jespers, An automatic CAD tool for switched capacitor filter design: A method based on the generalized Orchard argument,” in Proc. ESSCIRC (Brussels, Belgium), Sept. 1982, pp. 41–44.
2. P. E. Allen and H. Nevarez-Lazano, “Automated design of MOS opamps,” in Proc. IEEE ISCAS, 1983, pp. 1286–1289.
3. M. Degrauwe and W. Sansen, “The current efficiency of MOS transconductance amplifiers,” IEEE J. Solid-State Circuits, vol. SC-19, pp. 349–359, June 1984.
4. M. Degrauwe et al. “IDAC: An interactive design tool for analog CMOS circuits,” IEEE J. Solid-State Circuits, vol. SC-22, pp. 1106–1115, Dec. 1987.
5. J. Rijmenants, T. Schwarz, J. Litsios, and R. Zinszner, “ILAC An automated layout tool for analog CMOS circuits,” in Proc. CICC (Rochester, NY), May 1988.
6. R. Harjani, R. Rutenbar. and L. Carley, “A prototype framework for knowledge based analog circuit synthesis,” in Proc. Design A utomation Conf. (Miami Beach, FL), July 1987, pp. 42–49.
7. H. Koh, C. Sequin, and P. Gray, “Automatic synthesis of operational amplifiers based on analytic circuit models,” in Proc. IC-CAD (Santa Clara, CA), Nov. 1987, pp. 502 505.
8. M. S. Piguet, M. Declercq, and B. Hochet, “SALIM: A layout generation tool for analog IC'S,” in Proc. (ICC (Rochester, NY), May 16–19, 1988, paper 7.5.
9. P. E. Allen and P. R. Barton, “A silicon compiler for successive approximation A/D and D/A converters,” in Proc. CICC, 1986, pp. 552–555.
10. G. Kelson, “Design automation techniques for analog VLSI,” VLSI Des., pp. 78–82, Jan. 1985.
11. R. J. Bowman and D. J. Lane, “A knowledge based system for analog integrated circuit design,” in Proc. IEEE Int. Conf. Com-puter-Aided Des., 1985, pp. 210–212.
12. F. M. El-Turky and R. A. Nordin, “Blades: An expert system for analog circuit design,” in Proc. IEEE ISCAS, 1986, pp. 552–555.
13. Y Therasse, L. Revnders, R. Lanno, and B. Dupont, “A switched-capacitor capacitor filter compiler,” VLSI Svst. Des., pp. 85–88, Sept. 1987.
14. J Assael, P. Senn, and M. Tawfik, “A switched-capacitor filter silicon compiler,” IEEE J. Solid-State Circuits, vol. 23, no. 1. pp. 166–174, Feb. 1988.
15. R. Sigg, A. Kaelin, A. Muralt, W. Black, and G. Moschytz, “An SC filter compiler: Fully automated filter synthesizer and mask generator for a CMOS gate-array-type filter chip,” in Proc. IEEE IC-C AD, Nov. 1987, pp. 510–513.
16. E. Vittoz, “MOS transistors operated in the lateral bipolar mode and their application in CMOS technology,” IEEE J. Solid-State Circuits, vol. SC-18, no, 6, pp. 273–279, June 1983.
17. P. Grignou and R. L. Geiger, “ Modelling of MOS transistors with non rectangular-gate geometries,” IEEE Trans. Electron Devices. vol. ED-29, no. 8, 1261–1269, Aug. 1982.
18. H. Oguey, “MOS modelling at low current density,” presented at the Summer Course on Process and Device Modelling, ESAT. Leuven-Heverlee, Belgium. June 7–10, 1983.
19. M. Bagheri and Y. Tsividis, “A small signal dc-to-high frequency non quasistatic model for the four-terminal MOSFET valid in all regions of operation,” IEEE Trans. Electron Devices, vol. ED-32. no. 11, pp. 2383–2391, Nov. 1985.
20. J. Brews, W. Fichtner, E. Nicollian, and S. Sze, “Generalized guide for Mosfet miniaturization,” IEEE Electron Device Lett. vol EDL-1, 1, no. 1, pp. 2–4, Jan. 1980.
21. O. Nys, M. Dcgrauwe, and E. Dijkstra, “A CAD tool for oversampled pled CMOS A/D converters,” in Proc. 198' VLSI Circuits Symp. (Karuizawa, Japan), May 22–23, 1987, pp. 113–114
22. B. Goffart and M. Degrauwe, “A synthesis program for low offset amplifiers,” in Proc. ASIC (Paris, France), Apr. 1 2–14, 1988.
23. E. Vittoz, M. Degrauwe, and S. Bitz, “High-performance crystal oscillator circuits: Theory and application,” IEEE J. Solid-State Circuits, vol. 23, no, 3, pp. 774 783, June 1988.
24. C. Meixenberger and M. Degrauwe, “A design program for comparators,” in Proc. ESSCIRC (Manchester, England), Sept. 21–23, 1988, 198–201.
25. C. Meixenberger, B. Goffart M. Pierre, and M. Degrauwe, “Sizing algorithms for linear analog circuits,” in Proc. ESSC1RC (Manchester, England), Sept. 21–23, 1988, pp. 190–193.
26. S. Seda, M. Degrauwe, and W. Fichtner, “A symbolic analysis tool for analog circuit design automation,” in Proc. ICCAD (Santa Clara, CA), Nov. 1988, 448–491.
27. W. Sansen, H. •uitung, and K. Halonen, “Transient analysis of charge-transfer error in switched capacitor filters, IEEE J. Solid-State State Circuits, vol. SC-22, pp. 268–276, Apr. 1987.
28. M. van Swaay and R. Zinszner, “LISA: A declarative language for interactive layout generation,” CSEM internal report.
29. W. Sansen, M. Steyaert, and P. Vandeloo, “Measurement of operational amplifiers characteristics in the frequency domain,” IEEE Trans. Instrumen. Meas., vol. IM-34, no. 1, pp. 59–64. Mar. 1985.
30. H. de Man, I. Bolsens, E. Van den Meersch, and J. van C1cyncnbrcugcl, “DIALOG: An expert debugging system for MOS VLSI design,” IEEE Trans. Computer-Aided Des., vol. CAD-4, pp 303–311, July 1985.
31. M. Degrauwe and F. Salchli, “A multipurpose micropower S C-filter,” IEEE” Solid-State Circuits, vol. SC-19. no. 3, pp. 343–348, June 1984.
32. M. Pardoen and M. Degrauwe, “A rail-to-rail input/output CMOS amplifier,” submitted to Proc. CICC, 1989.
33. J. Rijmenants, J. Litsios, T. Schwarz, and M. Degrauwe, “ILAC: An automated layout tool for analog CMOS circuits,” IEEE J. Solid-State Circuits, vol. 24, pp. 417–425, Apr. 1989.
34. D. Tsao and C. F. Chen, “A FAST-timing simulator for digital CMOS circuits,” IEEE Trans. Computer-Aided Des., vol. CAD-5, pp. 536–540, Oct. 1986.
35. E. Vittoz, “Dynamic analog techniques,” in Design of MOS VLSI Circuits for Telecommunications, Y. Tsvidis and R. Antognetty, Eds, Englewood Cliffs, NJ: Prentice-Hall, 1985.
36. J. H. Shieh, M. Palil, and B. J. Shen, “Measurement and analysis of charge injection in MOS analog switches,” IEEE J. Solid-State Circuits, vol. SC-22, pp. 277–228, Apr. 1987.
37. E. Vittoz and J. Fellrath, “CMOS analog circuits based on weak inversion operation,” IEEE J. Solid-State Circuits, vol. SC-12, no. 3, pp. 224–231, June 1977.
38. H. Oguey, Summer Course on Process and Device Modelling, ESAT Leuven-Heverlee, Belgium, 1983.
39. H. Oguey and S. Cscrveny, Bull. SEV/VSE (Switzerland), vol. 73 no. 3, pp. 113-116, 1982 (in French).
40. J. Litsios, C. Meixenherger. and M. Degrauwc, “An analog design tool accepting users defined schematics, submitted to ICCAD'89.
41. M_ Degrauwe, “Models and methods for synthesis and analysis of offset in analog circuits.” in Proc. IEEE Workship Analog Cïrcuit Engineering (Boulder. CO) July 1988.