Constraint-Based Channel Routing for Analog and Mixed Analog/Digital Circuits

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Volumn 12, Issue 4, 1993, Pages 497-510

  Choudhury, Umakanta ^a   Sangiovanni Vincentelli, Alberto ^b  

^a LUCENT TECHNOLOGIES   (United States)

^b UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER AIDED DESIGN;

ANALOG CIRCUITS; CHANNEL ROUTING; MIXED ANALOG/DIGITAL CIRCUITS;

VLSI CIRCUITS;

EID: 0027576850     PISSN: 02780070     EISSN: 19374151     Source Type: Journal    
DOI: 10.1109/43.229733     Document Type: Article

References (19)

1. A. Sangiovanni-Vincentelli, “Automatic Layout of Integrated Circuits,” Design Systems for VLSI Circuits, Logic Synthesis and Silicon Compilation. Norwell, MA: Martinus Nijhoff, 1987, pp. 113–195.
2. C. D. Kimble, A. E. Dunlop, G. F. Gross, V. L. Hein. M. Y. Luong, K. J. Stern, and E. J. Swanson, “Autorouted analog VLSI,” in Proc. IEEE Custom Integrated Circuits Conf., 1985, pp. 72–78.
3. R. S. Gyurcsik and J.-C. Jeen, “A generalized approach to routing mixed analog and digital signal nets in a channel,” IEEE J. Solid-State Circuits, vol. 24, pp. 436–442, Apr. 1989.
4. P.-F. Dubois and L.-O. Donzelle, “New advances in the routing of mixed analog and digital channels,” in Proc. IEEE Int. Symp. Circuits and Syst., 1991, pp. 1956–1959.
5. I. Harada, H. Kitazawa, and T. Kaneko, “A routing system for mixed A/D standard cell LSI’s,” in Proc. IEEE Int. Conf. Computer-Aided Design, 1990, pp. 378–381.
6. S. Piguet, F. Rahali, M. Kayal, E. Zysman, and M. Declercq, “A new routing method for full custom analog IC’s,” in Proc. IEEE Custom Integrated Circ. Conf., 1990, pp. 27.7.1-27.7.4.
7. E. Berkcan, “MxSICO: A silicon compiler for mixed analog/digital circuits,” in Proc. IEEE Int. Conf. Computer Design, 1990, pp. 33–36.
8. J. Rijmenants, J. B. Litsios, T. R. Schwarz, and M.G.R. Degrauwe, “ILAC: An automated layout tool for analog CMOS circuits,” IEEE J. Solid-State Circ., vol. 24, pp. 436–442, Apr. 1989.
9. J. M. Cohn, D. J. Garrod, R. A. Rutenbar, and L. R. Carley, “KOAN/ANAGRAM II: New tools for device-level analog placement and routing,” IEEE J. Solid-State Circ., vol. 26, pp. 330–342, Mar. 1991.
10. U. Choudhury and A. Sangiovanni-Vincentelli, “Constraint Generation for Routing Analog Circuits,” in Proc. 27th ACM/IEEE Design Automation Conf., June 1990, pp. 561–566.
11. U. Choudhury and A. Sangiovanni-Vincentelli, “Use of performance sensitivities in routing of analog circuits,” in Proc. Int. Symp. Circuits Systems, May 1990, pp. 348–351.
12. H. Yaghutiel, A. Sangiovanni-Vincentelli, and P. R. Gray, “A methodology for automated layout of switched-capacitor filters,” in Proc. IEEE Int. Conf. Computer-Aided Design, 1986, pp. 444–447.
13. H. Y. Koh, C. H. Sequin, and P. R. Gray, “Automatic layout generation for CMOS operational amplifiers,” in Proc. IEEE Int. Conf. Computer-Aided Design, 1988, pp. 548–551.
14. U. Choudhury and A. Sangiovanni-Vincentelli, “An analytical-model generator for interconnect capacitances,” in Proc. IEEE Custom Integrated Circuits Conf., May 1991, pp. 8.6.1-8.6.4.
15. H. H. Chen and E. S. Kuh, “Glitter: A gridless variable-width channel router,” IEEE Trans. Computer-Aided Design, vol. CAD-5, pp. 459–465, Oct. 1986.
16. D. Deutsch, “A dogleg channel router,” in Proc. 13th Design Au-tomat. Conf., 1976, pp. 425–433.
17. J. Reed, A. Sangiovanni-Vincentelli, and M. Santomauro, “A new symbolic channel router: YACR2,” IEEE Trans. Computer-Aided Design, vol. CAD-4, pp. 208–219, July 1985.
18. E. Malavasi, M. Chilanti, and R. Guerrieri, “A general router for analog layout,” in Proc. Compeuro, 1989, pp. 549–551.
19. M. Marek-Sadowska and T. T. Tarng, “Single-layer routing for VLSI: Analysis and algorithms,” IEEE Trans. Computer-Aided Design, vol. CAD-2, pp. 246–259, Oct. 1983.