메뉴 건너뛰기




Volumn 15, Issue 5, 1996, Pages 465-474

Minimum crosstalk channel routing

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; COMPUTATIONAL COMPLEXITY; COMPUTATIONAL METHODS; COMPUTER SIMULATION; CROSSTALK; ELECTRIC WIRE; ELECTRIC WIRING; SENSITIVITY ANALYSIS; VLSI CIRCUITS;

EID: 0030145049     PISSN: 02780070     EISSN: None     Source Type: Journal    
DOI: 10.1109/43.506134     Document Type: Article
Times cited : (40)

References (8)
  • 1
    • 0020736321 scopus 로고
    • M. Burstein R. Pelavin Hierarchical channel router Integration VLSI J. 1 21 38 1983
    • (1983) , vol.1 , pp. 21-38
    • Burstein, M.1    Pelavin, R.2
  • 2
    • 84939699602 scopus 로고
    • H. H. Chen E. S. Kuh Glitter: A gridless variable-width channel router IEEE Trans. Computer-Aided Design CAD-5 459 465 1986
    • (1986) , vol.CAD-5 , pp. 459-465
    • Chen, H.H.1    Kuh, E.S.2
  • 3
    • 85176669871 scopus 로고
    • H. H. Chen C. K. Wong Wiring and crosstalk avoidance in multi-chip module design Proc. Custom Integrated Circuits Conf. 28.6.1 28.6.4 1992 4607 12969 591865
    • (1992) , pp. 28.6.1-28.6.4
    • Chen, H.H.1    Wong, C.K.2
  • 4
    • 0024089373 scopus 로고
    • J. Cong D. F. Wong C. L. Liu A new approach to three-or four-layer channel routing IEEE Trans. Computer-Aided Design 7 1094 1104 Oct. 1988 43 412 7808
    • (1988) , vol.7 , pp. 1094-1104
    • Cong, J.1    Wong, D.F.2    Liu, C.L.3
  • 5
    • 85176673454 scopus 로고
    • W. M. Dai R. Kong J. Jue M. Sato Rubber band routing and dynamic data representation Proc. Int. Conf. Computer-Aided Design 52 55 1990 296 3621 129838
    • (1990) , pp. 52-55
    • Dai, W.M.1    Kong, R.2    Jue, J.3    Sato, M.4
  • 6
    • 85176675028 scopus 로고
    • W. H. Freeman New York
    • M. R. Garey D. S. Johnson Computers and Intractability: A Guide to the Theory of NP-Completeness 1979 W. H. Freeman New York
    • (1979)
    • Garey, M.R.1    Johnson, D.S.2
  • 7
    • 85176673027 scopus 로고
    • D. F. Wong C. L. Liu Compacted channel routing with via placement restriction Integration VLSI J. 4 267 307 1986
    • (1986) , vol.4 , pp. 267-307
    • Wong, D.F.1    Liu, C.L.2
  • 8
    • 0019923262 scopus 로고
    • T. Yoshimura E. S. Kuh Efficient algorithms for channel routing IEEE Trans. Computer-Aided Design 1 25 35 Jan. 1982
    • (1982) , vol.1 , pp. 25-35
    • Yoshimura, T.1    Kuh, E.S.2


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.