Optimum Buffer Circuits for Driving Long Uniform Lines

IEEE Journal of Solid-State Circuits

Volumn 26, Issue 1, 1991, Pages 32-40

  Franklin, Mark A ^b  

^a TELCORDIA TECHNOLOGIES   (United States)

^b WASHINGTON UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

MATHEMATICAL MODELS - APPLICATIONS;

DELAY MINIMIZATION; DESIGN CURVES; LONG UNIFORM LINES; OPTIMALITY CONDITIONS; OPTIMUM BUFFER CIRCUITS DESIGN; UNIFORM LINE MODELS;

INTEGRATED CIRCUITS, VLSI;

EID: 0025953236     PISSN: 00189200     EISSN: 1558173X     Source Type: Journal    
DOI: 10.1109/4.65707     Document Type: Article

References (16)

1. C. Mead and L. Conway, Eds., Introduction to VLSI Systems. Reading, MA: Addison-Wesley, 1980.
2. R. W. Keyes, “The wire-limited chip,” IEEE J. Solid-State Circuits, vol. SC-17, pp. 1232–1233, Dec. 1982.
3. K. C. Saraswat and F. Mohammadi, “Effect of scaling of interconnections on the time delay of VLSI circuits,” IEEE J. Solid-State Circuits, vol. SC-17, pp. 275–280, Apr. 1982.
4. A. K. Sinha, J. A. Cooper, and H. J. Levinstein, “Speed limitation due to interconnect time constants in VLSI integrated circuits,” IEEE Electron Device Lett., vol. EDL-3, pp. 90–92, Apr. 1982.
5. H. T. Kung and C. E. Leiserson, “Algorithms for VLSI processor arrays,” in Introduction to VLSI Systems, C. Mead and L. Conway, Eds. Reading, MA: Addison-Wesley, 1980, Sect. 8.3.
6. C. E. Molnar, T. P. Feng, and F. Rosenberger, “Synthesis of delay insensitive modules,” in Proc. 1985 Chapel Hill Conf. VLSI, pp. 67–86.
7. D. L. Wann and M. A. Franklin, “Asynchronous and clocked control structures for VLSI based interconnection networks,” IEEE Trans. Computers, vol. C-32, no. 3, pp. 284–293, Mar. 1983.
8. H. C. Lin and L. W. Linholm, “An optimized output stage for MOS integrated circuits,” IEEE J. Solid-State Circuits, vol. SC-10, no. 2, pp. 106–109, Apr. 1975.
9. R. C. Jaeger, “Comments on 'An optimized output stage for MOS integrated circuits,” IEEE J. Solid-State Circuits, vol. SC-10, pp. 185–186, June 1975.
10. H. B. Bakoglu and J. D. Meindl, “Optimal interconnection circuits for VLSI,” IEEE Trans. Electron Devices, vol. ED-32, no. 5, pp. 903–909, May 1985.
11. S. Dhar, M. A. Franklin, and D. F. Wann, “Reduction of clock delays in VLSI structures,” in Proc. IEEE Int. Conf. Computer Design (ICCD), Oct. 1984, pp. 778–783.
12. C. Mead and M. Rem, “Minimum propagation delays in VLSI,” IEEE J. Solid-State Circuits, vol. SC-17, pp. 773–775, Aug. 1982.
13. A. Kanuma, “CMOS circuit optimization,” Solid-State Electron., vol. 26, pp. 47–58, 1983.
14. M. S. Bazaraa and C. M. Shetty, Nonlinear Programming: Theory and Algorithms. New York: Wiley, 1979.
15. N. Hedenstierna and K. O. Jeppson, “CMOS circuit speed and buffer optimization,” IEEE Trans. Computer-Aided Design, vol. CAD-6, pp. 270–281, Mar. 1987.
16. M. Nemes, “Driving large capacitances in MOS LSI systems,” IEEE J. Solid-State Circuits, vol. SC-19, pp. 159–161, Feb. 1984.