AutoFix: A hybrid tool for automatic logic rectification

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Volumn 18, Issue 9, 1999, Pages 1376-1384

  Huang, Shi Yu ^a   Chen, Kuang Chien ^a   Cheng, Kwang Ting ^a  

^a UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COMBINATORIAL CIRCUITS; DECISION THEORY; ELECTRIC NETWORK ANALYSIS; ELECTRIC NETWORK SYNTHESIS; ERROR CORRECTION;

AUTOMATIC LOGIC RECTIFICATIONS; SYMBOLIC BINARY DECISION DIAGRAM METHODS;

VLSI CIRCUITS;

EID: 0032595833     PISSN: 02780070     EISSN: None     Source Type: Journal    
DOI: 10.1109/43.784128     Document Type: Article

References (35)

1. M. S. Abadir, J. Ferguson, and T. E. Kirkland, "Logic design vérification via test generation," IEEE Trans. Comput., pp. 138-148, Jan. 1988.
2. D. Brand, "Verification of large synthesized designs," in Proc. Int. Conf. Computer-Aided Design, Nov. 1993, pp. 534-537.
3. D. Brand, A. Drumm, S. Kundu, and P. Narrain, "Incremental synthesis," in Proc. Int. Conf. Computer-Aided Design, Nov. 1994, pp. 14-18.
4. R. E. Bryant, "Graph-based algorithm for Boolean function manipulation," in Proc. Int. Conf. Computer-Aided Design, 19, pp. 316-319.
5. K.-T. Cheng and L. A. Entrena, "Multi-level logic optimization by redundancy addition and removal," in Proc. European Conf. Design Automation, 19, pp. 373-377.
6. H. Cho, G. D. Hachtel, S.-W. Jeong, B. Plessier, E. Schwarz, and F. Somenzi, "ATPG aspects of FSM verification," in Proc. Int. Conf. Computer-Aided Design, Nov. 1990, pp. 134-137.
7. P. Y. Chung and I. N. Hajj, "ACCORD: Automatic catching and correction of logic design errors in combinational circuits," in Proc. Int. Test Conf., Oct. 1992, pp. 742-751.
8. P. Y. Chung, Y. M. Wang, and I. N., Hajj, "Diagnosis and correction of logic design errors in digital circuits," in Proc. Design Automation Conf., June 1993, pp. 503-508.
9. O. Coudert and J. C. Madre, "A unified framework for the formal verification of sequential circuits," in Proc. Int. Conf. Computer-Aided Design, 19, pp. 126-129.
10. M. Fujita, Y. Tamiya, Y. Kukimoto, and K.-C. Chen, "Application of Boolean unification to combinational logic synthesis," in Proc. Int. Conf. Computer-Aided Design, Nov. 1991, pp. 510-513.
11. Y. Hong, P. A. Beerel, J. R. Burch, and K. L. McMillan, "Safe BDD minimization using don't cares," in Proc. Design Automation Conf., June 1997, pp. 208-213.
12. S.-Y. Huang, K.-C. Chen, and K.-T. Cheng, "Error correction based verification techniques," in Proc. Design Automation Conf., June 1996, pp. 258/261.
13. S.-Y. Huang, K.-T. Cheng, and K.-C. Chen, "AQUILA: An equivalence verifier for large sequential circuits," in Proc. Asia and South Pacific Design Automation Conf., Jan. 1997, pp. 455-4160.
14. S.-Y. Huang, K.-C. Chen, and K.-T. Cheng, "Incremental logic rectification," in Proc. VLSI Test Symp., Apr. 1997, pp. 143-149.
15. S.-Y. Huang, K.-T. Cheng, and K.-C. Chen, "ErrorTracer: A fault simulation-based approach to design error diagnosis," in Proc. Int. Test Conf., Nov. 1997, pp. 974-981.
16. J. Jain, R. Mukherjee, and M. Fujita, "Advanced verification techniques based learning," in Proc. Design Automation Conf., June 1995, pp. 420-426.
17. A. Kuehlmann, D. I. Cheng, A. Srinivasan, and D. P. LaPotin, "Error diagnosis for transistor-level verification," in Proc. of Design Automation Conf., June 1994, pp. 218-223.
18. Y. Kukimoto and M. Fujita, "Rectification method for look-up type FPGA's," in Proc. Int. Conf. Computer-Aided Design, Nov. 1992, pp. 54-61.
19. W. Kunz, "HANNIBAL: An efficient tool for logic verification based recursive learning," in Proc. Int. Conf. Computer-Aided Design, Nov. 1993, pp. 538-543.
20. S. Y. Kuo, "Locating logic design errors via test generation," in Proc. European Design Automation Conf., 19, pp. 466-467.
21. C.-C. Lin, K.-C. Chen, S.-C. Chang, M. Marek-Sadowska, and K.T. Cheng, "Logic synthesis for engineering change," in Proc. Design Automation Conf., June 1995, pp. 647-652.
22. C.-C. Lin, K.-C. Chen, D. I. Cheng, and M. Marek-Sadowska, "Logic rectification and synthesis for engineering change," in Proc. Asia South Pacific Design Automation Conf., Jan. 1995, pp. 301-309.
23. J. C. Madre, O. Coudert, and J. P. Billon, "Automating the diagnosis and the rectification of the design errors with PRIAM," in Proc. Int. Conf. Computer-Aided Design, Nov. 1989, pp. 30-33.
24. Y. Matunaga, "An efficient equivalence checker for combinational circuits," in Proc. Design Automation Conf., June 1996, pp. 629-634.
25. I. Pomeranz and S. M. Reddy, "On correction of multiple design errors," IEEE Trans. Computer-Aided Design, vol. 14, pp. 255-264, Feb. 1995.
26. "On error correcting in macro-based circuits," in Proc. Int. Conf. Computer-Aided Design, Nov. 1994, pp. 568-575.
27. S. M. Reddy, W. Kunz, and D. K. Pradhan, "Novel verification framework combining structural and OBDD methods in a synthesis environment," in Proc. Design Automation Conf., June 1995, pp. 414-4119.
28. R. Rudell, "Tutorial: Design of a logic synthesis system," in Proc. Design Automation Conf., June 1996, pp. 191-196.
29. "SIS: A system for sequential circuit synthesis," University of California, Berkeley, Tech. Rep. M92/41, 1992.
30. T. Shiple, R. Hojati, A. Sangiovanni-Vincentelli, and R. K. Brayton, "Heuristic minimization of BDD's using don't cares," in Proc. Design Automation Conf., June 1994, pp. 225-231.
31. M. Tomita, H. H. Jiang, T. Tomamoto, and Y. Hayashi, "An algorithm for locating logic design errors," in Proc. Int. Conf. Computer-Aided Design, Nov. 1990. pp. 468-4171.
32. K. A. Tamura, "Locating functional errors in logic circuits," in Proc. Design Automation Conf., June 1989, pp. 185-191.
33. H. J. Touati, H. Sarvoj, B. Lin, R. K. Brayton, and A. SangiovanniVincentelli, "Implicit state enumeration of finite state machines using BDD's," in Proc. Int. Conf. Computer-Aided Design, Nov. 1990, pp. 130-133.
34. A. G. Veneris and I. N. Hajj, "A fast algorithm for locating and correcting simple design errors in VLSI digital circuits," in Proc. Great Lake Symp. VLSI Design, Mar. 1997, pp. 45-50.
35. Y. Watanabe and R. K. Brayton, "Incremental synthesis for engineering change," in Proc. Int. Conf. Computer-Aided Design, Nov. 1991, pp. 40-43.