Impact of high-precision processing on the functional enhancement of neuron-MOS integrated circuits

IEICE Transactions on Electronics

Volumn E79-C, Issue 3, 1996, Pages 407-414

  Kotani, Koji ^a  

^a TOHOKU UNIVERSITY   (Japan)

Author keywords

High precision processing, neiiron mos, highfunctionality circuit, ultra clean technology, multiple valued logic

Indexed keywords

COMPUTATIONAL COMPLEXITY; COST EFFECTIVENESS; LOGIC CIRCUITS; LOGIC DESIGN; MOSFET DEVICES; PROCESS ENGINEERING;

ACCURACY REQUIREMENTS; FUNCTIONALITY ENHANCEMENT; HIGH PRECISION PROCESSING; MULTIPLE LOGIC LEVELS; NEURON MOS INTEGRATED CIRCUITS; ULTRACLEAN TECHNOLOGY;

INTEGRATED CIRCUIT MANUFACTURE;

EID: 0030107938     PISSN: 09168524     EISSN: None     Source Type: Journal    
DOI: None     Document Type: Article

References (24)

1. T. Ohmi, "Break through for scientific semiconductor manufacturing in 2001," Extended Abstracts, 1992 Int. Symp. Semiconductor Manufacturing Technology, pp.382.
2. T. Ohmi, "ULS1 reliability through ultraclean processing," Proceedings of the IEEE, vol.81, no.5, pp.716729, 1993.
3. T. Shibata and T. Ohmi, "An intelligent MOS transistor featuring gate-level weighted sum and threshold operations," in 1991 IEDM Tech. Dig., pp.919-922.
4. T. Shibata and T. Ohmi, "A functional MOS transistor featuring gate-level weighted sum and threshold operations," IEEE Trans. Electron Devices, vol.39, no.6, pp. ; 1444-1455, 1992.
5. K. Hieda, M. Wada, T. Shibata, and H. lizuka, "Optimum design of dual-control gate cell for high-density EEPROM's," IEEE Trans. Electron Devices, vol.ED-32, no.9, pp.1776-1780, 1985.
6. K. C. Smith, "The prospects for multivalued logic systems," Trans. Comput., vol.C-26, no.9, pp.619-634, 1981.
7. M. Kameyama, T. Hanyu, and T. Higuchi, "Design and implementation of quaternary NMOS integrated circuits for pipelined image processing," IEEE J. Solid-State Circuits, vol.SC-22, no.l, pp.20-27, 1987
8. . [8] S. Maeda, T.Aoki, and T. Higuchi, "Toward multiwave opto-electronics for 3-D parallel computing," in 1993 ISSCC Dig. Technical papers, TA 8.5, pp. 132-133.
9. T. Hanyu, M. Kameyama, and T. Higuchi, "Beyondbinary circuits for signal processing," in 1993 ISSCC Dig. Technical papers, TA 8.6, pp. 134-135, 276.
10. K. C. Smith and P. G. Gulak, "Prospects for multiplevalued integrated circuits," IEICE Trans. Electron., vol. E76-C, no.3, pp.372-382, 1993.
11. T. Aoki, Y. Watanabe, T. Higuchi, S. Kawahito, and Y. Tadokoro, "Multiwave computing circuits using integrated opto-electronic devices," in 1994 ISSCC Dig. Technical papers, TA 7.7, pp. 134-135, 323.
12. T. Hanyu, A. Mochizuki, and M. Kameyama, "A 1.5V-supply 200MHz pipelined multiplier using multiplevalued current-mode MOS differentia! logic circuits," in 1995 ISSCC Dig. Technical papers, FP 19.2, pp.314-315, 387.
13. W. S. McCulloch and VV. Pitts, "A logical calculus of the ideas immanent in nervous activity," Bull. Math. Biophys., vol.5, pp.115-133, 1943.
14. T. Shibata, H. Kosaka, H. Ishii, and T. Ohmi, "A neuron-MOS neural network using self-learningcompatible synapse circuits," IEEE J. Solid-State Circuits, vol.30, no.8, pp.913-922, 1995.
15. K. Kotani, T. Shibata, and T. Ohmi, "Neuron-MOS binary-logic circuits featuring dramatic reduction in transistor count and interconnections," in 1992 IEDM Tech. Dig., pp.431-434.
16. T. Shibata and T. Ohmi, "Neuron MOS binary-logic integrated circuits : Part II, simplifying techniques of circuit configuration and their practical applications," IEEE Trans. Electron Devices, vol.40, no.5, pp. 974-979, 1993.
17. K. Kotani, M. Imai, T. Shibata, and T. Ohmi, "Clockedneuron-MOS logic circuits employing auto-thresholdadjustment," in 1995 ISSCC Dig. Technical papers, FP 19.5, pp.320-321, 388.
18. T. Shibata, K. Kotani, and T. Ohmi, "Real-time reconfigurable logic circuits using neuron MOS transistors," in 1993 ISSCC Dig. Technical papers, FA 15.3, pp. 238-239.
19. T. Shibata and T. Ohmi, "Neuron MOS binary-Logic integrated circuits : Part I, design fundamentals and softhardware-logic circuit implementation," IEEE Trans. Electron Devices, vol.40, no.3, pp.570-576, 1993.
20. T. Shibata and T. Ohmi, "Neuron MOS voltage-mode circuit technology for multi-valued logic," IEICE Trans. Electronics, vol.E76-C, no.3, pp.347-359, 1993.
21. T. Yamashita, T. Shibata, and T. Ohmi, "Neuron MOS winner-take-all circuit and its application to associative memory," in 1993 ISSCC Dig. Technical papers, FA 15.2, pp.236-237.
22. R. Au, T. Yamashita, T. Shibata, and T. Ohmi, "NeuronMOS multiple-valued memory technology for intelligent data processing," in 1994 ISSCC Dig. Technical papers, FA 16.4, pp.270-271.
23. Koji Kameishi and Y. Amemiya, "A functional MOS circuit for implementing cellular automata," IEICE Technical Report, ICD94-53, 1994.
24. J. L. Mccreary and P. R. Gray, "A1I-MOS charge redistribution analog-to-digital conversion techniques -Part I," IEEE J. Solid-State Circuits, vol.SC-10, no.6, pp.371379, 1975.