The Prospects for Multivalued Logic: A Technology and Applications View

IEEE Transactions on Computers

Volumn C-30, Issue 9, 1981, Pages 619-634

  Smith, K C ^a  

^a UNIVERSITY OF TORONTO   (Canada)

Author keywords

Arithmetic; fault detection; logic circuits; multivalued logic; signal processing; VLSI

Indexed keywords

MULTIVALUED LOGIC;

LOGIC CIRCUITS;

EID: 0019612769     PISSN: 00189340     EISSN: None     Source Type: Journal    
DOI: 10.1109/TC.1981.1675860     Document Type: Article

References (83)

1. C. M. Allen and D. D. Givone, “A minimization technique for multiple-valued logic systems,” IEEE Trans. Comput., vol. C-17, pp. 182–184, 1968.
2. H. H. Berger and S. K. Wiedmann, “Merged transistor logic (MTL)—A low cost bipolar logic concept,” IEEE J. Solid-State Circuits, vol. SC-7, pp. 340–346, Oct. 1972.
3. J. M. Carmona, J. L. Huertas, and J. I. Acha, “Realization of three-valued CMOS cycling gates,” Electron. Lett. vol. 14, pp. 288–290, Apr. 27, 1978.
4. S. C. Crist, “A tristate logic family,” in Proc. 8th Symp. Multiple-Valued Logic, May 1978, pp. 1–6.
5. K. W. Current and D. A. Mow, “Four valued threshold logic full adder circuit implimentation,” in Proc. 8th Symp. Multiple Valued Logic, May 1978, pp. 95–100.
6. “Implementing parallel counters with four-valued threshold logic,” IEEE Trans. Comput., vol. C-28, pp. 200–204, Mar. 1979.
7. “A multiple-valued logic approach to high data rate digital output correlation,” in Proc. 1979 ISCAS, pp. 794–795.
8. K. W. Current, “High density integrated computing circuitry with multiple-valued logic,” IEEE Trans. Comput., vol. C-29, pp. 191–195, Feb. 1980.
9. “A high data-rate digital output correlator design,” IEEE Trans. Comput., vol. C-29, pp. 403–405, May 1980.
10. K. W. Current, L. B. Wheaton, T. M. Luich, and D. A. Mow, “Characteristics of integrated quaternary threshold logic full adders,” in Proc. 10th Int. Symp. Multiple-Valued Logic, June 1980, pp. 24–30.
11. T. T. Dao, L. K. Russell, D. R. Preedy, and E. J. Mccluskey, “Multilevel I 2 L with threshold gates,” in Dig. IEEE Int. Solid-State Circuits Conf., Feb.1977, pp. 110–111.
12. T. T. Dao, “Threshold I 2 L and its application in binary symmetric functions and multivalued logic,” IEEE J. Solid-State Circuits, pp. 463–475, Oct. 1977.
13. T. T. Dao, E. J. Mccluskey, and L. K. Russell, “Multivalued integrated injection logic,” IEEE Trans. Comput., vol. C-29, pp. 1233–1241, Dec. 1977.
14. T. T. Dao, M. Davio, and C. Gossart, “Complex number arithmetic with odd valued logic,” IEEE Trans. Comput., vol. C-26, pp. 604–610, July 1980.
15. T. T. Dao, “Recent multivalued circuits,” in Proc. COMPCON, Jan. 1981, San Francisco, pp. 194–203.
16. M. Davio and J. P. Deschamps, “Synthesis of discrete functions using I 2 L technology,” IEEE Trans. Comput., vol. C-30, pp. 653–661, Sept. 1981.
17. A. Druzeta and A. S. Sedra, “Multithreshold circuits in the design of multistate storage elements,” in Proc. 3rd Int. Symp. Multiple Valued Logic, Toronto, May 1973, pp. 49–58.
18. A. Druzeta, Z. G. Vranesic, and A. S. Sedra, “Application of Characteristics elements in the realization of many-valued logic networks,” IEEE Trans. Comput., vol. C-23, pp. 1194–1198, Nov. 1974.
19. A. Druzeta and Z. G. Vranesic, “A higher radix technique for fault detection in many-valued multithreshold networks,” IEEE Trans. Comput., vol. C-27, 1070–1073, Nov. 1978.
20. C. R. Edwards, “I 2 L threshold circuits for binary-quaternary encoding and decoding,” Int. J. Electron., vol. 44, no. 4, pp. 445–448, 1978.
21. Electronics, “Four level logic,” Electron., pp. 31–32, Oct. 26, 1976.
22. M. I. Elmasry, “Folded-collector integrated injection logic,” IEEE J. Solid-State Circuits, vol. SC-10, pp. 644–647, Oct. 1975.
23. G. Epstein, G. Frieder, and D. C. Rine, “The development of multiple valued logic as related to computer science,” Computer, vol. 7, pp. 20–32, Sept. 1974.
24. D. Etiemble and M. Israel, “A new concept of ternary logic elements,” in Proc. 4th Int. Symp. Multiple-Valued Logic, May 1974, pp. 437–548.
25. “Implementation of ternary circuits with binary integrated circuits,” IEEE Trans. Comput., vol. C-26, pp. 1222–1233, Dec. 1977.
26. D. Etiemble, “TTL circuits for a 4-valued bus,” in Proc. 8th Int. Symp. Multiple Valued Logic, May 1978, pp. 7–13.
27. “Multivalued I 2 L circuits for TSC checkers,” in Proc. 1979 Fault-Tolerant Comput. Symp., June 1979, pp. 181–184.
28. “Multivalued I 2 L circuits for TSC checkers,” IEEE Trans. Comput., vol. C-29, pp. 537–540, June 1980.
29. D. Etiemble and M. Israel, “On the realization of multiple valued flip flops,” in Proc. 10th Int. Symp. Multiple-Valued Logic, June 1980, pp. 16–23.
30. “TSC multivalued TTL circuits,” in Proc. 10th Int. Symp. Multiple-Valued Logic, June 1980, pp. 31–35.
31. D. Etiemble, “Multivalued integrated circuits for signal transmission,” in Proc. COMPCON 1981, San Francisco, Jan. 1981, pp. 205–208.
32. B. E. Forbes, “Silicon-on-sapphire technology produces high-speed single-chip processor,” Hewlett-Packard J., pp. 1–8, Apr. 1977.
33. N. Friedman, C. A. T. Salama, F. E. Holmes, and P. M. Thompson, “Realization of a multivalued integrated injection logic (MI 2 L) full adder,” IEEE J. Solid-State Circuits, vol. SC-12, pp. 532–534, Oct. 1977.
34. D. A. Gandolfo, J. R. Tower, J. I. Pridgen, and S. C. Munroe, “Ana-log-binary CCD correlator: A VLSI signal processor,” IEEE J. Solid-State Circuits, vol. SC-14, pp. 518–525, Apr. 1979.
35. V. C. Hamacher and Z. G. Vranesic, “Multivalued logic in arithmetic units,” in Computer Science and Multiple-Valued Logic, D. Rine, Ed. Amsterdam, The Netherlands: North-Holland, 1977, pp. 485–505.
36. K. Hart and A. Slob, “Integrated injection logic-A new approach to LSI,” IEEE J. Solid-State Circuits, vol. SC-7, pp. 346–351, Oct. 1972.
37. T. Higuchi and M. Kameyama, “Ternary logic system based on T-gate,” in Proc. 5th Int. Symp. Multiple-Valued Logic, Bloomington, IN, May 1975, pp. 290–304.
38. J. L. Huertas, J. I. Acha, and J. M. Carmona, “A note on the implementation of three-valued unary operators with CMOS integrated circuits,” Int. J. Electron., vol. 46, no. 2, pp. 205–208, 1979.
39. J. L. Huertas and J. M. Carmona, “Low power ternary CMOS circuits,” in Proc. 9th Int. Symp. Multiple-Valued Logic, June 1979, pp. 170– 174.
40. M. Israel and D. Etiemble, “Some new results for ternary circuits,” in Proc. 9th Int. Symp. Multiple-Valued Logic, June 1979, pp. 167–169.
41. A. Kaniel, “Trilogic, A three level logic system provides greater memory density,” EDN, pp. 80–83, 1973.
42. H. G. Kerkhoff and H. Dijkstra, “The application of CCD's in multiple-valued logic,” in Proc. 5th Int. Conf. Charge-Coupled Devices, Edinburgh, Sept. 1979, pp. 304–309.
43. H. G. Kerkhoff and M. L. Tervoert, “The implementation of multiple-valued functions using charge-coupled devices,” in Proc. 10th Int. Symp. Multiple-Valued Logic, June 1980, pp. 6–15.
44. H. G. Kerkhoff, M. L. Tervoert, and J. A. Stemerdink, “The design and application of a CCD four-valued full adder circuit,” in Proc. COMPCON 1981, San Francisco, pp. 96–99.
45. H. G. Kerkhoff and M. L. Tervoert, “Multiple-valued logic charge-coupled devices,” IEEE Trans. Comput., vol. C-30, pp. 644–652, Sept. 1981.
46. R. Keyes, “The evolution of digital electronics towards VLSI,” IEEE J. Solid-State Circuits, vol. SC-14, pp. 193–201, Apr. 1979.
47. H. T. Koanantakool, “Implementation of ternary identity cells using CMOS integrated circuits,” Electron. Lett., vol. 14, pp. 462–464, July 20, 1978.
48. W. W. Lattin, J. A. Bayliss, D. L. Buddle, S. R. Colley, G. W. Cos, A. L. Goodman, J. R. Rattner, W. S. Richardson, and R. C. Swanson, “A 32-bit VLSI micromainframe computer system,” in Dig. 1981 IEEE Int. Solid-State Circuits Conf., New York, Feb. 1981, pp. 110–111.
49. C. Y. Lee and W. H. Chen, “Several-valued combinational switching circuit,” AIEE Trans., vol. 75, pp. 278–283, July 1956, pt. I.
50. C. Lee and T. Dao, “I2L logic and arithmetic technology,” in Proc. IEEE COMPCON, Spring 1977, pp. 334–337.
51. E. J. Mccluskey, “Logic design of multivalued I 2 L logic circuits,” IEEE Trans. Comput., vol. C-28, pp. 546–559, Aug. 1979.
52. “Logic design of MOS ternary logic,” in Proc. 10th Int. Symp. Multiple-Valued Logic, June 1980, pp. 1–5.
53. H. T. Mouftah and I. B. Jordan, “Integrated circuits for ternary logic,” in Proc. 4th Int. Symp. Multiple-Valued Logic, May 1974, pp. 285– 302.
54. “Implementation of three-valued logic with COS/MOS integrated circuits,” Electron. Lett., vol. 10, pp. 441–442, October 1974.
55. “Design of ternary COS/MOS memory and sequential circuits,” IEEE Trans. Comput., vol. C-26, pp. 281–288, Mar. 1977.
56. D. A. Mow and K. W. Current, “A clocked quaternary threshold quadra-stable memory element and its application in digital signal processing,” in Proc. 9th Int. Symp. Multiple Valued Logic, May 1979, pp. 268–273.
57. R. Nave and J. F. Palmer, “A numeric processor,” in Dig. ISSCC, Feb. 1980, pp. 108–109.
58. J. K. Newton, “An implementation of the Stephanelli multivalued parallel divider array,” in Proc. 6th Int. Symp. Multiple-Valued Logic, May 1976, pp. 61–67.
59. E. L. Post, “Introduction to a general theory of elementary propositions,” Amer. J. Math, vol. 43, pp. 163–185, 1921.
60. J. G. Posa, “Four state cell doubles ROM bit capacity,” Electron., p. 39, Oct. 9, 1980.
61. J. H. Pugsley and C. B. Silio, “Some I 2 L circuits for multiple-valued logic,” in Proc. 8th Symp. Multiple Valued Logic, May 1978, pp. 23–31.
62. D. C. Rine, “An introduction to multiple-valued logic,” in Computer Science and Multiple-Valued Logic Theory and Applications, D. C. Rine, Ed. Amsterdam, The Netherlands: North-Holland, 1977, pp. IX-XIV and pp. 2–12.
63. C. W. Ross, “Reducing system interconnections with multivalued logic,” Electron., pp. 122–124, Sept. 15, 1977.
64. C. B. Silio, J. H. Pugsley, and B. A. Jeng, “Control memory reduction using multivalued ROM’s,” in Proc. 8th Int. Symp. Multiple Valued Logic, May 1979, pp. 19–26.
65. A. D. Singh and J. R. Armstrong, “A simultaneous, radix four, I 2 L multiplier mechanized via repeated addition,” in Proc. 8th Int. Symp. Multiple-Valued Logic, May 1978, pp. 114–121.
66. J. E. Smith and J. Dussault, “Fault secure multiple valued logic networks,” in Proc. 8th Int. Symp. Multiple Valued Logic, May 1978, pp. 287–297.
67. K. C. Smith, “Circuits for multiple-valued logic-A tutorial and appreciation,” in Proc. 6th Int. Symp. Multiple-Valued Logic, May 1976, pp. 30–43.
68. “Study in progress,” Dep. Elec. Eng., Univ. of Toronto, Toronto, Ont., Canada, 1981.
69. M. Stark, “Two bits per cell ROM,” in Proc. COMPCON 1981, San Francisco, Jan. 1981, pp. 209–216.
70. L. M. Terman et al., “CCD memory using multilevel storage,” in Dig. 1981 IEEE Int. Solid-State Circuits Conf., New York, Feb. 1981, pp. 154–155.
71. J. G. Tront and D. D. Givone, “Multiple-valued logic gates using MESFETS,” in Proc. 9th Int. Symp. Multiple Valued Logic, May 1979, pp. 175–181.
72. “A design for multiple-valued logic gates based on MESFET’s,” IEEE Trans. Comput., vol. C-28, pp. 854–862, Nov. 1979.
73. L. C. Upadhyayula, “GaAs MESFET comparators for gigabitrate. analog to digital converters,” RCA Rev., vol. 41, 15 pp., June 1980.
74. Z. G. Vranesic, E. S. Lee, and K. C. Smith, “A many-valued algebra for switching systems,” IEEE Trans. Comput., vol. C-19, pp. 964–971, 1970.
75. Z. G. Vranesic and V. C. Hamacher, “Ternary logic in parallel multipliers,” Comput. J., vol. 15, pp. 254–258, 1972.
76. Z. G. Vranesic, K. C. Smith, and A. Druzeta, “Electronic implementation of multi-valued logic networks,” in Proc. 4th Int. Symp. Multiple-Valued Logic, Morgantown, WV, May 1974, pp. 59–77.
77. Z. G. Vranesic and K. C. Smith “Engineering aspects of multivalued logic systems,” Computer, vol. 7, pp. 34–41, Sept. 1974.
78. Z. G. Vranesic, “Multi-valued circuits in fault detection of binary logic circuits,” Microelectron. Reliability, vol. 15, pp. 25–33, 1976.
79. Z. G. Vranesic and K. C. Smith, “Electronic circuits for multivalued digital systems,” in Computer Science and Multiple-Valued Logic, D. Rine, Ed. Amsterdam, The Netherlands: North-Holland, 1977, pp. 397–419.
80. Z. G. Vranesic, “Multivalued signalling in daisy chain bus control,” in Proc. 9th Int. Symp. Multiple-Valued Logic, May 1979, pp. 14–18.
81. “Applications and scope of multiple-valued LSI technology,” in Proc. COMPCON 1981, San Francisco, pp. 213–216.
82. A. S. Wojcik and K.-Y. Fang, “On the design of three valued asynchronous modules,” IEEE Trans. Comput., vol. C-29, pp. 889–898, Oct.
83. M. Yamada, K. Fujishima, K. Nagasawa, and Y. Gamou, “A new multilevel storage structure for high density CCD memory,” IEEE J. Solid-State Circuits, vol. SC-13, pp. 688–693, Oct. 1978.