|
Volumn , Issue , 1997, Pages 166-172
|
FPGA-based implementation of a fault-tolerant neural architecture for photon identification
|
Author keywords
[No Author keywords available]
|
Indexed keywords
ALGORITHMS;
CHARGE COUPLED DEVICES;
COMPUTER ARCHITECTURE;
ERROR DETECTION;
LOGIC DESIGN;
LOGIC GATES;
NEURAL NETWORKS;
PATTERN RECOGNITION;
PHOTODETECTORS;
PHOTONS;
RADIATION COUNTERS;
FAULT TOLERANT NEURAL ARCHITECTURE;
FIELD PROGRAMMABLE GATE ARRAYS (FPGA);
PHOTON IDENTIFICATION;
FAULT TOLERANT COMPUTER SYSTEMS;
|
EID: 0030711195
PISSN: None
EISSN: None
Source Type: Conference Proceeding
DOI: None Document Type: Conference Paper |
Times cited : (8)
|
References (15)
|