Adaptive CMOS: From biological inspiration to systems-on-a-chip

Proceedings of the IEEE

Volumn 90, Issue 3, 2002, Pages 345-357

  Diorio, Chris ^a,b,c   Hsu, David ^b   Figueroa, Miguel ^b,c  

^a IEEE   (United States)

^b UNIVERSITY OF WASHINGTON   (United States)

^c Impinj   (United States)

Author keywords

Adaptive; Local learning; Neural; SOC; Synapse transistor

Indexed keywords

ADAPTIVE SYSTEMS; BIOLOGY; COMPUTER SOFTWARE; FEEDBACK; INTELLIGENT CONTROL; LEARNING ALGORITHMS; NEURAL NETWORKS; NEUROLOGY; SILICON; TISSUE; TRANSISTORS;

ADAPTIVE; LOCAL LEARNING; NEURAL; NEUROSCIENTISTS; SOC; SYNAPSE TRANSISTOR;

CMOS INTEGRATED CIRCUITS;

EID: 0001742418     PISSN: 00189219     EISSN: None     Source Type: Journal    
DOI: 10.1109/5.993402     Document Type: Article

References (46)

1. P. Churchland and T. Sejnowski, The Computational Brain. Cambridge, MA: MIT Press, 1993.
2. C. Mead, "Neuromorphic electronic systems," Proc. IEEE, vol. 78, pp. 1629-1636, Oct. 1990.
3. G. Cauwenberghs and M. Bayoumi, Learning in Silicon, G. Cauwenberghs and M. Bayoumi, Eds. Norwell, MA: Kluwer, 1999.
4. G. Barrionuevo, S. R. Kelso, D. Johnston, and T. H. Brown, "Conductance mechanism responsible for long-term potentiation in mono-synaptic and isolated excitatory synaptic inputs to hippocampus," J. Neurophysiol., vol. 55, no. 3, pp. 540-550, 1986.
5. A. R. Bugeja and S. Bang-Sup, "A self-trimming 14-b 100-MS/s CMOS DAC," IEEE J. Solid-State Circuits, vol. 35, pp. 1841-1852, Dec. 2000.
6. P. Hasler, "Foundations of learning in analog VLSI," Ph.D. dissertation, Dept. Comput. Neural Syst., California Inst. Technol., Pasadena, CA, 1997.
7. C. Diorio, P. Hasler, B. A. Minch, and C. Mead, "A Three-terminal silicon synaptic device," U.S. Patent 5 825063, July 1998.
8. _, "Floating-gate MOS synapse transistors," in Neuromorphic Systems Engineering: Neural Networks in Silicon, T. S. Lande, Ed. Norwell, MA: Kluwer, 1998, pp. 315-337.
9. _, "A complementary pair of four-terminal silicon synapses," Analog Integr. Circuits Signal Processing, vol. 13, no. 1/2, pp. 153-166, 1997.
10. C. Diorio, "Neurally inspired silicon learning: From synapse transistors to learning arrays," Ph.D. dissertation, Dept. Elect. Eng., California Inst. Technol., Pasadena, CA, 1997.
11. C. Diorio, P. Hasler, B. A. Minch, and C. Mead, "A Semiconductor structure for long-term learning," U.S. Patent 5 627 392, May 1997.
12. _, "A single-transistor silicon synapse," IEEE Trans. Electron Devices, vol. 43, pp. 1972-1980, Nov. 1996.
13. A. S. Grove, Physics and Technology of Semiconductor Devices. New York: Wiley, 1967.
14. 22," J. Appl. Phys., vol. 40, no. 6, pp. 278-283, 1969.
15. C. Diorio, P. Hasler, B. A. Minch, and C. Mead, "A floating-gate MOS learning array with locally computed weight updates," IEEE Trans. Electron Devices, vol. 44, pp. 2281-2289, Dec. 1997.
16. C. Mead, Analog VLSI and Neural Systems. Reading, MA: Addison-Wesley, 1989.
17. B. A. Minch and P. Hasler, "A floating-gate technology for digital CMOS processes," in Proc. IEEE Int. Symp. Circuits and Systems, vol. 2, Orlando, FL, 1999, pp. 400-403.
18. S. M. Sze, Physics of Semiconductor Devices. New York: Wiley, 1981.
19. A. K. Salkintzis, H. Nie, and P. T. Mathiopoulos, "ADC and DSP challenges in the development of software radio base stations," IEEE Pers. Commun., vol. 6, pp. 47-55, Aug. 1999.
20. C. Diorio, S. Mahajan, P. Hasler, B. A. Minch, and C. Mead, "A high-resolution nonvolatile analog memory cell," in Proc. IEEE Int. Symp. Circuits and Systems, vol. 3, Seattle, WA, 1995, pp. 2233-2236.
21. B. Sklar, Digital Communications. Englewood Cliffs, NJ: Prentice-Hall, 1988.
22. N. Zhang, C. Teuscher, H. Lee, and B. Brodersen, "Architectural implementation issues in a wideband receiver using multiuser detection," in Proc. 36th Allerton Conf. Communications, Control, and Computing, Urbana-Champaign, IL, 1998, pp. 765-771.
23. M. Figueroa, D. Hsu, and C. Diorio, "A mixed-signal approach to high-performance, low-power linear filters," IEEE J. Solid-State Circuits, vol. 36, pp. 816-822, June 2001.
24. C. Teuscher, S. Sheng, I. O'Donnell, K. Stone, and R. Brodersen, "Design and implementation issues for a wideband, indoor DS-CDMA system providing multimedia access," in Proc. 34th Allerton Conf. Communications, Control, and Computing, Urbana-Champaign, IL, 1996, pp. 623-632.
25. E. L. Zuch, "Principles of data acquisition and conversion," in Data Acquisition and Conversion Handbook, E. L. Zuch, Ed. Mansfield, MA: Datei, 1979, pp. 13-18.
26. J. Bastos et al., "A 12-bit intrinsic accuracy high-speed CMOS DAC," IEEE J. Solid-State Circuits, vol. 33. pp. 1959-1969, Dec. 1998.
27. 2 random walk CMOS DAC," IEEE J. Solid-State Circuits, vol. 34, pp. 1708-1718, Dec. 1999.
28. M. Figueroa, J. Hyde, T. Humes, and C. Diorio, "A floating-gate trimmable high-resolution DAC in standard 0.25 μm CMOS," in Proc. Nonvolatile Semiconductor Memory Workshop, Monterey, CA, 2001, pp. 46-47.
29. P. Hasler, B. A. Minch, and C. Diorio, "An autozeroing floating-gate amplifier," IEEE Trans. Circuits Syst. II, vol. 48, pp. 74-82, Jan. 2001.
30. P. Hasler, T. Stanford, and B. A. Minch, "A second-order section built from autozeroing floating-gate amplifiers," IEEE Trans. Circuits Syst. II, vol. 48, pp. 116-120, Jan. 2001.
31. A. Pesavento, T. Horiuchi, C. Diorio, and C. Koch, "Adaptation of current signals with floating-gate circuits," Analog Integr. Circuits Signal Processing, vol. 30, no. 2, pp. 137-147, Feb. 2002.
32. M. A. Arbib, The Handbook of Brain Theory and Neural Networks, M. A. Arbib, Ed. Cambridge, MA: MIT Press, 1995.
33. J. Lazzaro, S. Ryckebusch, M. A. Mahowald, and C. A. Mead, "Winner-take-all networks of O(n) complexity," in Advances in Neural Information Processing Systems I, D. Touretzky, Ed. San Mateo, CA: Morgan Kauffman, 1989, pp. 703-711.
34. I. M. Elfadel and J. L. Wyatt Jr., 'The softmax nonlinearity: Derivation using statistical mechanics and useful properties as a multiterminal analog circuit element," in Advances in Neural Information Processing Systems 6, J. Cowan, G. Tesauro, and C. L. Giles, Eds. San Mateo, CA: Morgan Kaufmann, 1994, pp. 882-887.
35. S.-C Liu, "A winner-take-all circuit with controllable soft max property," in Advances in Neural Information Processing Systems 12, S. A. Solla, T. K. Leen, and K. R. Muller, Eds. Cambridge, MA: MIT Press, 2000, pp. 717-723.
36. S. J. Nowlan, "Maximum likelihood competitive learning," in Advances in Neural Information Processing Systems 2, D. Touretzky, Ed. San Mateo, CA: Morgan Kauffman, 1990, pp. 574-582.
37. T. Kohonen, Self Organizing Feature Maps, 2nd ed. Berlin, Germany: Springer-Verlag, 1997.
38. T. Delbruck, "Bump circuits for computing similarity and dissimilarity of analog voltages," California Inst. Technol., Pasadena, CA, CNS Memo 26, 1993.
39. D. Hsu, M. Figueroa, and C. Diorio, "A silicon primitive for competitive learning," in Advances in Neural Information Processing Systems 13, T. K. Leen, T. Dietterich, and V. Tresp, Eds. Cambridge, MA: MIT Press, 2001, pp. 713-719.
40. W. B. Levy, "A computational approach to hippocampal function," in Computational Models of Learning In Simple Neural Systems, The Psychology of Learning and Motivation, R. D. Hawkins and G. H. Bower, Eds. New York: Academic, 1989, vol. 23, pp. 243-305.
41. R. Sutton, "Learning to predict by the method of temporal difference." Mach. Learn., vol. 3, pp. 9-44, 1988.
42. H. Markram, J. Lübke, M. Frotscher, and B. Sakmann, "Regulation of synoptic efficacy by coincidence of postsynaptic APs and EPSPs," Science, vol. 275, no. 5297, pp. 213-215, 1997.
43. P. Hasler, B. A. Minch, J. Dugger, and C. Diorio, "Adaptive circuits and synapses using pFET floating-gate devices," in Learning in Silicon, G. Cauwenbcrghs and M. Bayoumi, Eds. Nonvell, MA: Kluwer, 1999. pp. 33-65.
44. P. Hafliger, "A Spike-Based Learning Rule and its Implementation in Analog Hardware," Ph.D. dissertation, ETH Zurich, Switzerland, 1999.
45. A. Shon, D. Hsu, and C. Diorio, "Learning spike-based correlations and conditional probabilities in silicon," in Advances in Neural Information Processing Systems 14, T. G. Dietterich, S. Becker, and Z. Ghahramani, Eds. Cambridge, MA: MIT Press, 2002.
46. S. Aritome, R. Shirota, G. Hemink, T. Endoh, and F. Masuoka, "Reliability issues of flash memory cells," Proc. IEEE, vol. 81, pp. 776-787, May 1993.