A mixed-signal approach to high-performance low-power linear filters

IEEE Journal of Solid-State Circuits

Volumn 36, Issue 5, 2001, Pages 816-822

  Figueroa, Miguel ^a,b   Hsu, David ^b   Diorio, Chris ^a,b  

^a IEEE   (United States)

^b University of Washington   (United States)

Author keywords

Adaptive filters; Delay lines; High speed integrated circuits; Hot carriers; Mixed analog digital integrated circuits; Signal processing; Tunneling; Very large scale integration

Indexed keywords

ADAPTIVE FILTERS; ELECTRON INJECTION; HIGH SPEED INTEGRATED CIRCUITS; LOW POWER LINEAR FILTERS;

CMOS INTEGRATED CIRCUITS; DIGITAL TO ANALOG CONVERSION; ELECTRIC DELAY LINES; ELECTRIC VARIABLES MEASUREMENT; ELECTRON TUNNELING; FIR FILTERS; HOT CARRIERS; LINEAR INTEGRATED CIRCUITS; MIXER CIRCUITS; MOSFET DEVICES; TIMING CIRCUITS; VLSI CIRCUITS;

INTEGRATED CIRCUIT LAYOUT;

EID: 0035333434     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/4.918920     Document Type: Article

References (18)

1. Design and implementation issues for a wideband indoor DS-CDMA system providing multimedia access
2. Architectural implementation issues in a wideband receiver using multiuser detection
3. A 75-mW 128-MHz DS-CDMA baseband demodulator for high-speed wireless applications
4. Linear multiuser detectors for synchronous code-division multiple access channels
5. An adaptive analog noise-predictive decision-feedback equalizer
6. A complementary pair of four-terminal silicon synapses
7. Neurally inspired silicon learning: From synapse transistors to learning arrays
8. A silicon primitive for competitive learning
9. A mixed-signal adaptive correlator for low-power signal processing
10. Fowler-Nordheim tunneling into thermally grown SiO2
11. A floating-gate technology for digital CMOS processes
12. A p-channel MOS synapse transistor with self-convergent memory writes
13. A high-resolution nonvolatile analog memory cell
14. Principles of data acquisition and conversion
15. Dynamic sequential circuits